Home
last modified time | relevance | path

Searched full:engines (Results 1 – 25 of 313) sorted by relevance

12345678910>>...13

/linux/drivers/net/ethernet/packetengines/
H A DKconfig3 # Packet Engines device configuration
7 bool "Packet Engines devices"
15 the questions about Packet Engines devices. If you say Y, you will
21 tristate "Packet Engines Hamachi GNIC-II support"
31 tristate "Packet Engines Yellowfin Gigabit-NIC support"
35 Say Y here if you have a Packet Engines G-NIC PCI Gigabit Ethernet
/linux/Documentation/devicetree/bindings/fsi/
H A Dfsi.txt5 engines within those slaves. However, we have a facility to match devicetree
6 nodes to probed engines. This allows for fsi engines to expose non-probeable
16 represent the FSI slaves and their slave engines. As a basic outline:
41 adding subordinate device tree nodes as children of FSI engines.
79 Each slave provides an address-space, under which the engines are accessible.
91 FSI engines (devices)
94 Engines are identified by their address under the slaves' address spaces. We
116 additional engines, but they don't necessarily need to be describe in the
/linux/Documentation/netlabel/
H A Dintroduction.rst15 is composed of three main components, the protocol engines, the communication
18 Protocol Engines
21 The protocol engines are responsible for both applying and retrieving the
25 refrain from calling the protocol engines directly, instead they should use
45 independent interface to the underlying NetLabel protocol engines. In addition
/linux/drivers/gpu/drm/xe/
H A Dxe_gt.h45 * xe_gt_record_user_engines - save data related to engines available to
49 * Walk the available HW engines from gt->info.engine_mask and calculate data
50 * related to those engines that may be used by userspace. To be used whenever
51 * available engines change in runtime (e.g. with ccs_mode) or during
90 * xe_gt_any_hw_engine_by_reset_domain - scan the list of engines and return the
99 * xe_gt_any_hw_engine - scan the list of engines and return the
H A Dxe_gt_ccs_mode.c33 * assignment of compute slices to compute engines would be, in __xe_gt_apply_ccs_mode()
38 * With 2 engines (ccs0, ccs1): in __xe_gt_apply_ccs_mode()
42 * With 4 engines (ccs0, ccs1, ccs2, ccs3): in __xe_gt_apply_ccs_mode()
131 * Ensure number of engines specified is valid and there is an in ccs_mode_store()
132 * exact multiple of engines for slices. in ccs_mode_store()
136 xe_gt_dbg(gt, "Invalid compute config, %d engines %d slices\n", in ccs_mode_store()
181 * number of compute hardware engines to which the available compute slices
H A Dxe_query.c193 struct drm_xe_query_engines *engines; in query_engines() local
207 engines = kzalloc(size, GFP_KERNEL); in query_engines()
208 if (!engines) in query_engines()
216 engines->engines[i].instance.engine_class = in query_engines()
218 engines->engines[i].instance.engine_instance = in query_engines()
220 engines->engines[i].instance.gt_id = gt->info.id; in query_engines()
225 engines in query_engines()
[all...]
/linux/include/uapi/drm/
H A Di915_drm.h160 * Different engines serve different roles, and there may be more than one
163 * on a certain subset of engines, or for providing information about that
170 * Render engines support instructions used for 3D, Compute (GPGPU),
181 * Copy engines (also referred to as "blitters") support instructions
184 * Copy engines can perform pre-defined logical or bitwise operations
192 * Video engines (also referred to as "bit stream decode" (BSD) or
201 * Video enhancement engines (also referred to as "vebox") support
209 * Compute engines support a subset of the instructions available
210 * on render engines: compute engines support Compute (GPGPU) and
728 * value reports the support of context isolation for individual engines by
[all …]
H A Dxe_drm.h56 * │ │ │ └─DSS─┘ └─DSS─┘ └─DSS─┘ └─────Engines─────┘ │ │ │ │ │ │ │
266 * struct drm_xe_query_engines - describe engines
273 /** @num_engines: number of engines returned in @engines */
277 /** @engines: The returned engines for this device */
278 struct drm_xe_engine engines[]; member
458 * drm_xe_query_mem_regions that are nearest to the current engines
468 * drm_xe_query_mem_regions that are far from the engines of this GT.
705 * information about the device engines with DRM_XE_DEVICE_QUERY_ENGINES:
709 * struct drm_xe_query_engines *engines;
717 * engines = malloc(query.size);
[all …]
/linux/tools/include/uapi/drm/
H A Di915_drm.h160 * Different engines serve different roles, and there may be more than one
163 * on a certain subset of engines, or for providing information about that
170 * Render engines support instructions used for 3D, Compute (GPGPU),
181 * Copy engines (also referred to as "blitters") support instructions
184 * Copy engines can perform pre-defined logical or bitwise operations
192 * Video engines (also referred to as "bit stream decode" (BSD) or
201 * Video enhancement engines (also referred to as "vebox") support
209 * Compute engines support a subset of the instructions available
210 * on render engines: compute engines support Compute (GPGPU) and
728 * value reports the support of context isolation for individual engines by
[all …]
/linux/drivers/gpu/drm/xe/tests/
H A Dxe_pci_test.c23 /* RCS, CCS, and BCS engines are allowed on the graphics IP */ in check_graphics_ip()
28 /* Any remaining engines are an error */ in check_graphics_ip()
38 /* VCS, VECS and GSCCS engines are allowed on the media IP */ in check_media_ip()
43 /* Any remaining engines are an error */ in check_media_ip()
/linux/drivers/gpu/drm/i915/gt/
H A Dintel_engine_user.c84 struct list_head *engines) in sort_engines()
91 list_add(&engine->uabi_list, engines); in sort_engines()
93 list_sort(NULL, engines, engine_cmp);
113 for_each_uabi_engine(engine, i915) { /* all engines must agree! */ in set_scheduler_caps()
212 LIST_HEAD(engines); in intel_engines_driver_register()
214 sort_engines(i915, &engines); in intel_engines_driver_register()
218 list_for_each_safe(it, next, &engines) { in intel_engines_driver_register()
223 continue; /* ignore incomplete engines */ in intel_engines_driver_register()
82 sort_engines(struct drm_i915_private * i915,struct list_head * engines) sort_engines() argument
H A Dintel_gt_engines_debugfs.c27 DEFINE_INTEL_GT_DEBUGFS_ATTRIBUTE(engines);
32 { "engines", &engines_fops }, in intel_gt_engines_debugfs_register()
/linux/drivers/gpu/drm/i915/gt/uc/
H A Dselftest_guc_multi_lrc.c13 static void logical_sort(struct intel_engine_cs **engines, int num_engines) in logical_sort() argument
20 if (engines[j]->logical_mask & BIT(i)) { in logical_sort()
21 sorted[i] = engines[j]; in logical_sort()
26 memcpy(*engines, *sorted, in logical_sort()
122 gt_dbg(gt, "Not enough engines in class: %d\n", class); in __intel_guc_multi_lrc_basic()
/linux/Documentation/devicetree/bindings/crypto/
H A Daspeed,ast2600-acry.yaml7 title: ASPEED ACRY ECDSA/RSA Hardware Accelerator Engines
13 The ACRY ECDSA/RSA engines is designed to accelerate the throughput
15 divided into two independent engines - ECC Engine and RSA Engine.
/linux/drivers/gpu/drm/i915/
H A DKconfig.profile45 The driver sends a periodic heartbeat down all active engines to
70 certain platforms and certain engines which will be reflected in the
74 int "Preempt timeout for compute engines (ms, jiffy granularity)"
89 certain platforms and certain engines which will be reflected in the
/linux/Documentation/misc-devices/
H A Dmrvl_cn10k_dpi.rst12 mailbox logic, and a set of DMA engines & DMA command queues.
20 the DMA engines and VF device's DMA command queues. Also, driver creates
38 a pem port to which DMA engines are wired.
/linux/drivers/gpu/drm/radeon/
H A Dcik_sdma.c40 * DMA engines. These engines are used for compute
41 * and gfx. There are two DMA engines (SDMA0, SDMA1)
243 * cik_sdma_gfx_stop - stop the gfx async dma engines
284 * cik_sdma_rlc_stop - stop the compute async dma engines
301 * Halt or unhalt the async dma engines (CIK).
323 * cik_sdma_enable - stop the async dma engines
328 * Halt or unhalt the async dma engines (CIK).
357 * cik_sdma_gfx_resume - setup and start the async dma engines
440 * cik_sdma_rlc_resume - setup and start the async dma engines
520 * cik_sdma_resume - setup and start the async dma engines
[all …]
/linux/drivers/crypto/marvell/octeontx2/
H A Dotx2_cptpf_ucode.c40 dev_err(dev, "unsupported number of engines %d on octeontx2\n", in get_cores_bmap()
56 dev_err(dev, "No engines reserved for engine group %d\n", in get_cores_bmap()
647 "Error available %s engines %d < than requested %d\n", in check_engines_availability()
661 /* Validate if a number of requested engines are available */ in reserve_engines()
668 /* Reserve requested engines for this engine group */ in reserve_engines()
739 /* Disable all engines used by this group */ in disable_eng_grp()
803 * If mirrored group has this type of engines attached then in update_requested_engs()
805 * 1) mirrored_engs.count == engs[i].count then all engines in update_requested_engs()
809 * engines from mirrored engine group will be shared with this in update_requested_engs()
811 * 3) mirrored_engs.count < engs[i].count then all engines in update_requested_engs()
[all …]
/linux/drivers/media/platform/xilinx/
H A Dxilinx-dma.h32 * @use_count: number of DMA engines using the pipeline
33 * @stream_count: number of DMA engines currently streaming
34 * @num_dmas: number of DMA engines in the pipeline
/linux/drivers/gpu/drm/omapdrm/
H A Domap_dmm_tiler.c292 if (dmm->engines[i].async) in omap_dmm_irq_handler()
293 release_engine(&dmm->engines[i]); in omap_dmm_irq_handler()
295 complete(&dmm->engines[i].compl); in omap_dmm_irq_handler()
473 * silently fail, leading to leaking DMM engines, which may eventually in fill()
474 * lead to deadlock if we run out of DMM engines. in fill()
753 kfree(omap_dmm->engines); in omap_dmm_remove()
887 /* alloc engines */ in omap_dmm_probe()
888 omap_dmm->engines = kcalloc(omap_dmm->num_engines, in omap_dmm_probe()
889 sizeof(*omap_dmm->engines), GFP_KERNEL); in omap_dmm_probe()
890 if (!omap_dmm->engines) { in omap_dmm_probe()
[all...]
/linux/drivers/dma/idxd/
H A Dinit.c277 engine = idxd->engines[i]; in idxd_clean_engines()
282 kfree(idxd->engines); in idxd_clean_engines()
292 idxd->engines = kcalloc_node(idxd->max_engines, sizeof(struct idxd_engine *), in idxd_setup_engines()
294 if (!idxd->engines) in idxd_setup_engines()
319 idxd->engines[i] = engine; in idxd_setup_engines()
326 engine = idxd->engines[i]; in idxd_setup_engines()
331 kfree(idxd->engines); in idxd_setup_engines()
568 dev_dbg(dev, "max engines: %u\n", idxd->max_engines); in idxd_read_caps()
833 * Save IDXD device configurations including engines, groups, wqs etc.
887 /* Free saved groups and engines */ in idxd_device_config_save()
[all …]
/linux/Documentation/ABI/testing/
H A Dsysfs-bus-hsi8 engines (APE) with cellular modem engines (CMT) in cellular
/linux/Documentation/arch/powerpc/
H A Dvas-api.rst14 unit comprises of one or more hardware engines or co-processor types
62 access to all GZIP engines in the system. The only valid operations on
79 engines (typically, one per P9 chip) there is just one
130 "Discovery of available VAS engines" section below.
168 that the application can use to copy/paste its CRB to the hardware engines.
190 Discovery of available VAS engines
/linux/arch/x86/platform/geode/
H A Dalix.c108 if (!vendor || strcmp(vendor, "PC Engines")) in alix_present_dmi()
123 const char tinybios_sig[] = "PC Engines ALIX."; in alix_init()
124 const char coreboot_sig[] = "PC Engines\0ALIX."; in alix_init()
/linux/drivers/crypto/marvell/cesa/
H A Dcesa.c377 struct mv_cesa_engine *engine = &cesa->engines[idx]; in mv_cesa_get_sram()
409 struct mv_cesa_engine *engine = &cesa->engines[idx]; in mv_cesa_put_sram()
425 struct mv_cesa_engine *engines; in mv_cesa_probe() local
454 cesa->engines = devm_kcalloc(dev, caps->nengines, sizeof(*engines), in mv_cesa_probe()
456 if (!cesa->engines) in mv_cesa_probe()
474 struct mv_cesa_engine *engine = &cesa->engines[i]; in mv_cesa_probe()

12345678910>>...13