| /linux/Documentation/devicetree/bindings/ptp/ | 
| H A D | brcm,ptp-dte.txt | 1 * Broadcom Digital Timing Engine(DTE) based PTP clock9                  "brcm,ptp-dte"
 11                  "brcm,iproc-ptp-dte" - for iproc based SoC's
 12 - reg: address and length of the DTE block's NCO registers
 16 ptp: ptp-dte@180af650 {
 17 	compatible = "brcm,iproc-ptp-dte", "brcm,ptp-dte";
 
 | 
| /linux/drivers/iommu/ | 
| H A D | rockchip-iommu.c | 102 	phys_addr_t (*pt_address)(u32 dte);162  *                 | DTE | -> +-----+
 176  * Each DTE has a PT address and a valid bit:
 187 static inline phys_addr_t rk_dte_pt_address(u32 dte)  in rk_dte_pt_address()  argument
 189 	return (phys_addr_t)dte & RK_DTE_PT_ADDRESS_MASK;  in rk_dte_pt_address()
 208 static inline phys_addr_t rk_dte_pt_address_v2(u32 dte)  in rk_dte_pt_address_v2()  argument
 210 	u64 dte_v2 = dte;  in rk_dte_pt_address_v2()
 219 static inline bool rk_dte_is_pt_valid(u32 dte)  in rk_dte_is_pt_valid()  argument
 221 	return dte & RK_DTE_PT_VALID;  in rk_dte_is_pt_valid()
 309  * | DTE index | PTE index | Page offset |
 [all …]
 
 | 
| H A D | sun50i-iommu.c | 152  * 4096 4-bytes Directory Table Entries (DTE), each pointing to a Page197 static phys_addr_t sun50i_dte_get_pt_address(u32 dte)  in sun50i_dte_get_pt_address()  argument
 199 	return (phys_addr_t)dte & SUN50I_DTE_PT_ADDRESS_MASK;  in sun50i_dte_get_pt_address()
 202 static bool sun50i_dte_is_pt_valid(u32 dte)  in sun50i_dte_is_pt_valid()  argument
 204 	return (dte & SUN50I_DTE_PT_ATTRS) == SUN50I_DTE_PT_VALID;  in sun50i_dte_is_pt_valid()
 563 	u32 dte;  in sun50i_dte_get_page_table()  local
 566 	dte = *dte_addr;  in sun50i_dte_get_page_table()
 567 	if (sun50i_dte_is_pt_valid(dte)) {  in sun50i_dte_get_page_table()
 568 		phys_addr_t pt_phys = sun50i_dte_get_pt_address(dte);  in sun50i_dte_get_page_table()
 576 	dte = sun50i_mk_dte(virt_to_phys(page_table));  in sun50i_dte_get_page_table()
 [all …]
 
 | 
| /linux/drivers/i2c/busses/ | 
| H A D | i2c-sh_mobile.c | 33 /* IRQ:       DTE   WAIT                                                    */40 /* IRQ:       DTE   WAIT         WAIT                                       */
 41 /* ICIC:      -DTE                                                          */
 47 /* IRQ:       DTE   WAIT         WAIT          WAIT                         */
 48 /* ICIC:      -DTE                                                          */
 61 /* IRQ:       DTE   WAIT     |   WAIT     DTE                               */
 62 /* ICIC:      -DTE           |   +DTE                                       */
 68 /* IRQ:       DTE   WAIT     |   WAIT          WAIT     DTE                 */
 69 /* ICIC:      -DTE           |                 +DTE                         */
 75 /* IRQ:       DTE   WAIT     |   WAIT          WAIT         WAIT      DTE   */
 [all …]
 
 | 
| /linux/net/x25/ | 
| H A D | x25_facilities.c | 32  * @dte_facs: ITU DTE facilities, updated as DTE facilities are found266 		struct x25_facilities *new, struct x25_dte_facilities *dte)  in x25_negotiate_facilities()  argument
 275 	memset(dte, 0, sizeof(*dte));  in x25_negotiate_facilities()
 277 	len = x25_parse_facilities(skb, &theirs, dte, &x25->vc_facil_mask);  in x25_negotiate_facilities()
 
 | 
| /linux/drivers/ptp/ | 
| H A D | ptp_dte.c | 40 /* ptp dte priv structure */218 	.name		= "DTE PTP timer",
 318 	{ .compatible = "brcm,ptp-dte", },
 325 		.name = "ptp-dte",
 335 MODULE_DESCRIPTION("Broadcom DTE PTP Clock driver");
 
 | 
| /linux/Documentation/devicetree/bindings/serial/ | 
| H A D | fsl-imx-uart.yaml | 75   fsl,dte-mode:78       Indicate the uart works in DTE mode. The uart works in DCE mode by default.
 152         fsl,dte-mode;
 
 | 
| /linux/drivers/irqchip/ | 
| H A D | irq-gic-v5-its.c | 464 	__le64 *dte;  in gicv5_its_device_register()  local476 	dte = gicv5_its_devtab_get_dte_ref(its, its_dev->device_id, true);  in gicv5_its_device_register()
 477 	if (!dte)  in gicv5_its_device_register()
 480 	if (FIELD_GET(GICV5_DTL2E_VALID, le64_to_cpu(*dte)))  in gicv5_its_device_register()
 529 	its_write_table_entry(its, dte, val);  in gicv5_its_device_register()
 533 		its_write_table_entry(its, dte, 0);  in gicv5_its_device_register()
 548 	__le64 *dte;  in gicv5_its_device_unregister()  local
 550 	dte = gicv5_its_devtab_get_dte_ref(its, its_dev->device_id, false);  in gicv5_its_device_unregister()
 552 	if (!FIELD_GET(GICV5_DTL2E_VALID, le64_to_cpu(*dte))) {  in gicv5_its_device_unregister()
 559 	its_write_table_entry(its, dte, 0);  in gicv5_its_device_unregister()
 
 | 
| /linux/Documentation/ABI/testing/ | 
| H A D | sysfs-class-led-trigger-tty | 29 		DCE is ready to accept data from the DTE.49 		DTE is receiving a carrier from the DCE.
 
 | 
| /linux/include/uapi/linux/ | 
| H A D | x25.h | 67  *	DTE/DCE subscription options.111 * ITU DTE facilities
 
 | 
| H A D | atmsap.h | 36 #define ATM_L2_ISO7776	0x11	/* ISO 7776 DTE-DTE */
 | 
| /linux/drivers/net/wan/ | 
| H A D | wanxl.c | 9  *   - Only DTE (external clock) support with NRZ and NRZI encodings112 	const char *cable, *pm, *dte = "", *dsr = "", *dcd = "";  in wanxl_cable_intr()  local
 163 		dte = (value & STATUS_CABLE_DCE) ? " DCE" : " DTE";  in wanxl_cable_intr()
 166 		    pm, dte, cable, dsr, dcd);  in wanxl_cable_intr()
 
 | 
| /linux/arch/arm/boot/dts/nxp/imx/ | 
| H A D | imx6ull-colibri.dtsi | 274 	fsl,dte-mode;282 	fsl,dte-mode;
 289 	fsl,dte-mode;
 
 | 
| H A D | imx7-colibri.dtsi | 583 	fsl,dte-mode;593 	fsl,dte-mode;
 603 	fsl,dte-mode;
 
 | 
| H A D | imx53-cx9020.dts | 170 	fsl,dte-mode;
 | 
| /linux/include/uapi/linux/hdlc/ | 
| H A D | ioctl.h | 9 #define CLOCK_EXT	1	/* External TX and RX clock - DTE */
 | 
| /linux/arch/arm/boot/dts/nvidia/ | 
| H A D | tegra20-trimslice.dts | 98 				nvidia,pins = "dta", "dtb", "dtc", "dtd", "dte";213 					"dte", "gma", "gmc", "gmd", "gpu",
 
 | 
| H A D | tegra20-tamonten.dtsi | 92 				nvidia,pins = "dtb", "dtc", "dte";206 					"dtc", "dte", "gpu", "sdio1",
 
 | 
| /linux/Documentation/devicetree/bindings/pinctrl/ | 
| H A D | nvidia,tegra20-pinmux.yaml | 36                     dap2, dap3, dap4, ddc, dta, dtb, dtc, dtd, dte, dtf, gma,
 | 
| /linux/drivers/gpu/drm/radeon/ | 
| H A D | si_dpm.h | 185 	/* DTE stuff */
 | 
| /linux/Documentation/networking/pse-pd/ | 
| H A D | introduction.rst | 55 Summary of Clause 33: Data Terminal Equipment (DTE) Power via Media Dependent Interface (MDI)
 | 
| /linux/drivers/gpu/drm/lima/ | 
| H A D | lima_mmu.c | 105 		dev_err(dev->dev, "%s dte write test fail\n", lima_ip_name(ip));  in lima_mmu_init()
 | 
| /linux/arch/arm64/kvm/vgic/ | 
| H A D | vgic-its.c | 1184 		return vgic_its_write_entry_lock(its, gpa, 0ULL, dte);  in vgic_its_cmd_handle_mapd()2273 	return vgic_its_write_entry_lock(its, ptr, val, dte);  in vgic_its_save_dte()
 2280  * @id: device id the DTE corresponds to
 2281  * @ptr: kernel VA where the 8 byte DTE is located
 2284  * Return: < 0 on error, 0 if the dte is the last one, id offset to the
 2285  * next dte otherwise
 2309 	/* dte entry is valid */  in vgic_its_restore_dte()
 2385  * Return < 0 if error, 0 if last dte was found when scanning the L2
 
 | 
| /linux/Documentation/networking/ | 
| H A D | lapb-module.rst | 92 2	DTE/DCE operation (0=LAPB_DTE 1=LAPB_DCE)100 Link Procedure. The difference between DCE and DTE operation is (i) the
 
 | 
| H A D | generic-hdlc.rst | 110   dce - Frame Relay DCE (network) side LMI instead of default DTE (user).
 |