/illumos-gate/usr/src/uts/common/sys/usb/clients/usbser/usbser_keyspan/ |
H A D | usa49msg.h | 131 uint8_t txClocking; /* 0=internal, 1=external/DSR */ 132 uint8_t rxClocking; /* 0=internal, 1=external/DSR */ 156 uint8_t dsrFlowControl; /* 1=use DSR flow control, 0=don't */ 243 uint8_t dsr; /* reports DSR pin */ member
|
H A D | usa90msg.h | 166 uint8_t dsr; /* reports DSR pin */ member
|
/illumos-gate/usr/src/uts/intel/io/ |
H A D | ecpp.c | 1121 "ecpp_open: mode=%x, phase=%x ecr=%x, dsr=%x, dcr=%x\n", in ecpp_open() 1220 ecpp_error(pp->dip, "ecpp_close: ecr=%x, dsr=%x, dcr=%x\n", in ecpp_close() 1559 rg.dsr = DSR_READ(pp); in ecpp_putioc() 1564 ecpp_error(pp->dip, "ECPPIOC_GETREGS: dsr=%x,dcr=%x\n", in ecpp_putioc() 1565 rg.dsr, rg.dcr); in ecpp_putioc() 1568 rg.dsr |= ECPP_SETREGS_DSR_MASK; in ecpp_putioc() 1734 uint8_t dsr; in ecpp_putioc() local 1739 /* DSR only makes sense in Centronics & Compat mode */ in ecpp_putioc() 1742 dsr = DSR_READ(pp); in ecpp_putioc() 1743 if ((dsr & ECPP_PE) || in ecpp_putioc() [all …]
|
/illumos-gate/usr/src/cmd/cmd-inet/usr.lib/ilbd/ilb/ |
H A D | ilb_probe.c | 65 #define MODE_DSR "DSR" 69 enum lb_mode { dsr, nat, half_nat }; enumerator 85 * argv[4] is the load balance mode, "DSR", "NAT", "HALF-NAT" 220 param->mode = dsr; in parse_probe_param() 254 case dsr: in set_sockaddr() 333 /* DSR mode, need to set the next hop */ in tcp_query() 659 /* DSR mode, need to set the next hop */ in udp_query() 779 /* DSR mode, need to set the next hop */ in ping_query()
|
/illumos-gate/usr/src/uts/intel/sys/ |
H A D | ecppio.h | 49 uint8_t dsr; /* status reg */ member 55 /* Values for dsr field */
|
H A D | i8272A.h | 46 #define FCR_CCR 0x007 /* 82077AA term; == DSR on PC/AT */ 94 /* DSR : Datarate Select Register on 82072 and 82077AA */
|
H A D | ecppvar.h | 164 uint8_t saved_dsr; /* store the dsr returned from TESTIO */ 413 #define DSR_READ(pp) PP_GETB((pp)->i_handle, &(pp)->i_reg->dsr)
|
H A D | ecppreg.h | 132 uint8_t dsr; member
|
/illumos-gate/usr/src/uts/common/sys/usb/clients/usbser/usbftdi/ |
H A D | uftdi_reg.h | 238 * B1 Output handshaking using DTR/DSR 317 * B5 DSR 354 * B5 Data Set Ready (DSR)
|
/illumos-gate/usr/src/lib/libslp/javalib/com/sun/slp/ |
H A D | SLPHeaderV2.java | 104 abstract SLPOption parse(SLPHeaderV2 hdr, DataInputStream dsr) in parse() argument 489 void parseOptions(DataInputStream dsr) in parseOptions() argument 509 int optId = getInt(dsr); in parseOptions() 513 optNext = getInt(dsr); in parseOptions() 546 dsr.skipBytes(skipStart - nbytes); in parseOptions() 558 SLPOption opt = optParser.parse(this, dsr); in parseOptions()
|
/illumos-gate/usr/src/uts/sun/sys/ |
H A D | fdreg.h | 51 uchar_t fdc_control; /* DSR on write, MSR on read */ 62 /* DSR - data rate select register */ 158 #define Dsr(fdc, val) ddi_put8(fdc->c_handlep_cont, \ macro
|
/illumos-gate/usr/src/cmd/stat/ |
H A D | Makefile.stat | 42 COMMON_OBJS = acquire.o walkers.o acquire_iodevs.o dsr.o mnt.o common.o
|
/illumos-gate/usr/src/man/man4d/ |
H A D | ecpp.4d | 311 uchar dsr; /* status reg */ 318 on this register. Valid bit values for dsr are: \fBECPP_nERR\fR,
|
/illumos-gate/usr/src/cmd/stat/common/ |
H A D | mnt.c | 38 #include "dsr.h"
|
/illumos-gate/usr/src/cmd/sgs/demo_rdb/sparc/ |
H A D | regs.c | 98 perror("dsr: reading status"); in display_special_regs()
|
/illumos-gate/usr/src/uts/sun4/sys/ |
H A D | sudev.h | 138 #define DSR 0x20 /* Data Set Ready */ macro 143 #define STATES(x) ((x)(CTS|DSR|RI|DCD))
|
/illumos-gate/usr/src/uts/common/sys/sdcard/ |
H A D | sda_impl.h | 152 uint8_t s_dsr; /* DSR implemented? */
|
/illumos-gate/usr/src/uts/common/inet/ilb/ |
H A D | ilb_impl.h | 179 * 4. a load balance mechanism (DSR, NAT, ...)
|
/illumos-gate/usr/src/uts/common/sys/ |
H A D | asy.h | 255 #define ASY_ACR_DSR 0x04 /* Automatic DSR flow control */ 268 #define ASY_CKS_RDSR 0x01 /* DSR pin drives receiver clock */
|
/illumos-gate/usr/src/boot/include/dev/ic/ |
H A D | ns16550.h | 134 #define MSR_BITS "\20\1DCTS\2DDSR\3TERI\4DDCD\5CTS\6DSR\7RI\10DCD"
|
/illumos-gate/usr/src/contrib/bhyve/dev/ic/ |
H A D | ns16550.h | 134 #define MSR_BITS "\20\1DCTS\2DDSR\3TERI\4DDCD\5CTS\6DSR\7RI\10DCD"
|
/illumos-gate/usr/src/uts/common/io/usb/clients/usbser/usbser_keyspan/ |
H A D | keyspan_pipe.c | 1498 status_msg.dsr != kp_status_msg->dsr || in keyspan_status_cb_usa49() 1826 status_msg.dsr != kp_status_msg->dsr || in keyspan_status_cb_usa49wg()
|
/illumos-gate/usr/src/cmd/cmd-inet/usr.lib/ilbd/ |
H A D | ilbd_rules.c | 153 * either we have a DSR rule with a port in i_check_srv2rules() 178 * we have a DSR rule with a port range in i_check_srv2rules() 189 * we have a DSR rule with a single in i_check_srv2rules()
|
H A D | ilbd_sg.c | 707 * is associated to a DSR rule with a port range in ilbd_add_server_to_group() 709 * is associated to a DSR rule with a port range and in ilbd_add_server_to_group() 832 * 3. If the rule's load balance mode is DSR, a server port specification must
|
/illumos-gate/usr/src/cmd/ |
H A D | .gitignore | 2019 stat/iostat/dsr.c 2027 stat/kstat/dsr.c 2035 stat/mpstat/dsr.c 2043 stat/vmstat/dsr.c
|