Home
last modified time | relevance | path

Searched full:dra7xx (Results 1 – 25 of 34) sorted by relevance

12

/linux/Documentation/devicetree/bindings/iommu/
H A Dti,omap-iommu.txt7 "ti,dra7-dsp-iommu" for DRA7xx DSP IOMMU instances
8 "ti,dra7-iommu" for DRA7xx IOMMU instances
27 is required for DSP IOMMU instances on DRA7xx SoCs. The
/linux/Documentation/devicetree/bindings/net/
H A Dcpsw-phy-sel.txt6 "ti,dra7xx-cpsw-phy-sel" for dra7xx platform
/linux/Documentation/devicetree/bindings/mailbox/
H A Dti,omap-mailbox.yaml32 registers. All the current OMAP SoCs except for the newest DRA7xx SoC has a
33 single IP instance. DRA7xx has multiple instances with different number of
35 lines can also be routed to different processor sub-systems on DRA7xx as they
121 - ti,omap4-mailbox # for OMAP44xx, OMAP54xx, AM33xx, AM43xx and DRA7xx SoCs
/linux/Documentation/devicetree/bindings/memory-controllers/ti/
H A Demif.txt16 "ti,emif-dra7xx"
81 compatible = "ti,emif-dra7xx";
/linux/Documentation/devicetree/bindings/phy/
H A Dti,phy-gmii-sel.yaml52 - ti,dra7xx-phy-gmii-sel
86 - ti,dra7xx-phy-gmii-sel
/linux/arch/arm/boot/dts/ti/omap/
H A Ddra74x-p.dtsi16 compatible = "ti,emif-dra7xx";
H A Ddra7-mmc-iodelay.dtsi3 * MMC IOdelay values for TI's DRA7xx SoCs.
H A Ddra7-ipu-dsp-common.dtsi3 * Common IPU and DSP data for TI DRA7xx/AM57xx platforms
H A Ddra7-evm-common.dtsi28 simple-audio-card,name = "DRA7xx-EVM";
/linux/Documentation/devicetree/bindings/hwlock/
H A Dti,omap-hwspinlock.yaml15 - ti,omap4-hwspinlock # for OMAP44xx, OMAP54xx, AM33xx, AM43xx, DRA7xx SoCs
/linux/arch/arm/mach-omap2/
H A Dcm-regbits-7xx.h3 * DRA7xx Clock Management register bits
H A Dcm1_7xx.h3 * DRA7xx CM1 instance offset macros
H A Dcm2_7xx.h3 * DRA7xx CM2 instance offset macros
H A Dprm7xx.h3 * DRA7xx PRM instance offset macros
H A Dprcm_mpu7xx.h3 * DRA7xx PRCM MPU instance offset macros
H A DKconfig82 bool "TI DRA7XX"
H A Dclockdomains7xx_data.c3 * DRA7xx Clock domains framework
32 /* Static Dependencies for DRA7xx Clock Domains */
H A Dpowerdomains7xx_data.c3 * DRA7xx Power domains framework
/linux/Documentation/devicetree/bindings/remoteproc/
H A Dti,omap-remoteproc.yaml133 and DRA7xx SoCs.
295 //Example 3: DRA7xx/AM57xx DSP
/linux/Documentation/devicetree/bindings/display/ti/
H A Dti,dra7-dss.txt20 Some DRA7xx SoCs have one dedicated video PLL, some have two. These properties
/linux/Documentation/devicetree/bindings/pwm/
H A Dpwm-tipwmss.txt49 epwmss0: epwmss@4843e000 { /* PWMSS for DRA7xx */
/linux/Documentation/devicetree/bindings/dma/
H A Dti-dma-crossbar.txt4 - compatible: "ti,dra7-dma-crossbar" for DRA7xx DMA crossbar
/linux/drivers/net/ethernet/ti/
H A Dcpsw-phy-sel.c196 .compatible = "ti,dra7xx-cpsw-phy-sel",
/linux/drivers/iommu/
H A Domap-iommu.h199 * DSP_SYSTEM registers and bit definitions (applicable only for DRA7xx DSP)
/linux/drivers/edac/
H A Dti_edac.c197 { .compatible = "ti,emif-dra7xx", .data = (void *)EMIF_TYPE_DRA7 },

12