Home
last modified time | relevance | path

Searched full:dmic (Results 1 – 25 of 131) sorted by relevance

123456

/freebsd/sys/contrib/device-tree/Bindings/sound/
H A Dnvidia,tegra210-dmic.yaml4 $id: http://devicetree.org/schemas/sound/nvidia,tegra210-dmic.yaml#
7 title: Tegra210 DMIC Controller
10 The Digital MIC (DMIC) Controller is used to interface with Pulse
12 Pulse Coded Modulation (PCM) signals. DMIC can be viewed as a PDM
24 pattern: "^dmic@[0-9a-f]*$"
28 - const: nvidia,tegra210-dmic
31 - nvidia,tegra234-dmic
32 - nvidia,tegra194-dmic
33 - nvidia,tegra186-dmic
34 - const: nvidia,tegra210-dmic
[all …]
H A Dnvidia,tegra-audio-rt5677.yaml50 - DMIC L1
51 - DMIC L2
52 - DMIC L3
53 - DMIC L4
54 - DMIC R1
55 - DMIC R2
56 - DMIC R3
57 - DMIC R4
84 "DMIC L1", "Internal Mic 1",
85 "DMIC R1", "Internal Mic 1",
[all …]
H A Dda7213.txt17 - dlg,dmic-data-sel : DMIC channel select based on clock edge.
19 - dlg,dmic-samplephase : When to sample audio from DMIC.
21 - dlg,dmic-clkrate : DMIC clock frequency (Hz).
42 dlg,dmic-data-sel = "lrise_rfall";
43 dlg,dmic-samplephase = "between_clkedge";
44 dlg,dmic-clkrate = <3000000>;
H A Ddmic-codec.yaml4 $id: http://devicetree.org/schemas/sound/dmic-codec.yaml#
7 title: Generic PDM Digital microphone (DMIC) codec
17 const: dmic-codec
23 description: GPIO specifier for DMIC to control start and stop
34 description: Delay (in ms) to complete DMIC mode switch
37 description: Delay (in ms) after enabling the DMIC
48 dmic {
49 compatible = "dmic-codec";
H A Ddlg,da7213.yaml43 dlg,dmic-data-sel:
44 description: DMIC channel select based on clock edge
47 dlg,dmic-samplephase:
48 description: When to sample audio from DMIC
51 dlg,dmic-clkrate:
52 description: DMIC clock frequency (Hz)
99 dlg,dmic-data-sel = "lrise_rfall";
100 dlg,dmic-samplephase = "between_clkedge";
101 dlg,dmic-clkrate = <3000000>;
H A Domap-dmic.txt4 - compatible: "ti,omap4-dmic"
8 - interrupts: Interrupt number for DMIC
9 - ti,hwmods: Name of the hwmod associated with OMAP dmic IP
13 dmic: dmic@4012e000 {
14 compatible = "ti,omap4-dmic";
19 ti,hwmods = "dmic";
H A Ddmic.txt1 Device-Tree bindings for Digital microphone (DMIC) codec
6 - compatible: should be "dmic-codec".
9 - dmicen-gpios: GPIO specifier for dmic to control start and stop
11 - wakeup-delay-ms: Delay (in ms) after enabling the DMIC
12 - modeswitch-delay-ms: Delay (in ms) to complete DMIC mode switch
16 dmic_codec: dmic@0 {
17 compatible = "dmic-codec";
H A Dallwinner,sun50i-h6-dmic.yaml4 $id: http://devicetree.org/schemas/sound/allwinner,sun50i-h6-dmic.yaml#
7 title: Allwinner H6 DMIC
20 - allwinner,sun20i-d1-dmic
21 - const: allwinner,sun50i-h6-dmic
22 - const: allwinner,sun50i-h6-dmic
75 dmic: dmic@5095000 {
77 compatible = "allwinner,sun50i-h6-dmic";
H A Drockchip,rk3399-gru-sound.txt10 - dmic-wakeup-delay-ms : specify delay time (ms) for DMIC ready.
11 If this option is specified, which means it's required dmic need
12 delay for DMIC to ready so that rt5514 can avoid recording before
13 DMIC send valid data
21 dmic-wakeup-delay-ms = <20>;
H A Drt5682.txt56 - realtek,dmic-clk-rate-hz : Set the clock rate (hz) for the requirement of
57 the particular DMIC.
59 - realtek,dmic-delay-ms : Set the delay time (ms) for the requirement of
60 the particular DMIC.
62 - realtek,dmic-clk-driving-high : Set the high driving of the DMIC clock out.
68 * DMIC L1
69 * DMIC R1
H A Dnvidia,tegra-audio-rt5677.txt33 - nvidia,dmic-clk-en-gpios : The GPIO that gates DMIC clock signal
48 "DMIC L1", "Internal Mic 1",
49 "DMIC R1", "Internal Mic 1",
50 "DMIC L2", "Internal Mic 2",
51 "DMIC R2", "Internal Mic 2",
61 nvidia,dmic-clk-en-gpios = <&rt5677 2 GPIO_ACTIVE_HIGH>;
H A Domap-abe-twl6040.txt14 - ti,dmic: phandle for the OMAP dmic node if the machine have it connected
54 * DMic
66 ti,dmic = <&dmic>;
89 "DMic", "Digital Mic",
H A Drt5651.txt16 - realtek,dmic-en
17 Boolean. true if dmic is used.
43 * DMIC L1
44 * DMIC R1
61 realtek,dmic-en = "true";
H A Drt5645.txt52 * DMIC L1
53 * DMIC R1
54 * DMIC L2
55 * DMIC R2
79 realtek,dmic-en = "true";
H A Drealtek,rt5682s.yaml60 realtek,dmic-clk-rate-hz:
62 Set the clock rate (hz) for the requirement of the particular DMIC.
64 realtek,dmic-delay-ms:
66 Set the delay time (ms) for the requirement of the particular DMIC.
72 realtek,dmic-clk-driving-high:
75 Set the high driving of the DMIC clock out.
H A Dnuvoton,nau8821.yaml87 nuvoton,dmic-clk-threshold:
88 description: DMIC clock speed expected value. Unit is Hz.
92 nuvoton,dmic-slew-rate:
93 description: The range 0 to 7 represents the speed of DMIC slew rate.
143 nuvoton,dmic-clk-threshold = <3072000>;
144 nuvoton,dmic-slew-rate = <0>;
H A Drt5665.txt39 * DMIC L1
40 * DMIC R1
41 * DMIC L2
42 * DMIC R2
H A Dnvidia,tegra210-ahub.yaml13 external interfaces such as I2S, DMIC, DSPK. It interfaces with ADMA
77 '^dmic@[0-9a-f]+$':
79 $ref: nvidia,tegra210-dmic.yaml#
182 dmic@702d4000 {
183 compatible = "nvidia,tegra210-dmic";
186 clock-names = "dmic";
H A Drt5659.txt57 * DMIC L1
58 * DMIC R1
59 * DMIC L2
60 * DMIC R2
H A Dmt8186-mt6366-rt1019-rt5682s.yaml57 dmic-gpios:
60 dmic-gpios optional prop for switching between two DMICs.
62 dmic clk and data form a Front or Rear dmic.
164 dmic-gpios = <&pio 23 GPIO_ACTIVE_HIGH>;
H A Drealtek,rt5659.yaml16 * DMIC L1
17 * DMIC R1
18 * DMIC L2
19 * DMIC R2
/freebsd/sys/contrib/device-tree/src/riscv/allwinner/
H A Dsun20i-d1-lichee-rv-dock.dts18 dmic_codec: dmic-codec {
19 compatible = "dmic-codec";
24 dmic-sound {
26 simple-audio-card,name = "DMIC";
37 sound-dai = <&dmic>;
52 &dmic {
H A Dsun20i-d1-lichee-rv-86-panel.dtsi12 dmic_codec: dmic-codec {
13 compatible = "dmic-codec";
18 dmic-sound {
20 simple-audio-card,name = "DMIC";
31 sound-dai = <&dmic>;
55 &dmic {
H A Dsun20i-d1.dtsi38 dmic_pb11_d0_pin: dmic-pb11-d0-pin {
40 function = "dmic";
44 dmic_pe17_clk_pin: dmic-pe17-clk-pin {
46 function = "dmic";
/freebsd/sys/riscv/allwinner/
H A Dd1_padconf.c44 …{ "PB8", 1, 8, { "gpio_in", "gpio_out", "dmic", "pwm5", "i2c2", "spi1", "uart0", "uart1", NU…
45 …{ "PB9", 1, 9, { "gpio_in", "gpio_out", "dmic", "pwm6", "i2c2", "spi1", "uart0", "uart1", NU…
46 …{ "PB10", 1, 10, { "gpio_in", "gpio_out", "dmic", "pwm7", "i2c0", "spi1", "clk", "uart1", NU…
47 …{ "PB11", 1, 11, { "gpio_in", "gpio_out", "dmic", "pwm2", "i2c0", "spi1", "clk", "uart1", NU…
48 …{ "PB12", 1, 12, { "gpio_in", "gpio_out", "dmic", "pwm0", "spdif", "spi1", "clk", "ir", NU…
73 …{ "PD16", 3, 16, { "gpio_in", "gpio_out", "lcd0", "lvds1", "dmic", "pwm0", NULL, NULL, NU…
74 …{ "PD17", 3, 17, { "gpio_in", "gpio_out", "lcd0", "lvds1", "dmic", "pwm1", NULL, NULL, NU…
75 …{ "PD18", 3, 18, { "gpio_in", "gpio_out", "lcd0", "lvds1", "dmic", "pwm2", NULL, NULL, NU…
76 …{ "PD19", 3, 19, { "gpio_in", "gpio_out", "lcd0", "lvds1", "dmic", "pwm3", NULL, NULL, NU…
77 …{ "PD20", 3, 20, { "gpio_in", "gpio_out", "lcd0", "i2c2", "dmic", "pwm4", NULL, NULL, NU…
[all …]

123456