| /linux/Documentation/devicetree/bindings/display/msm/ |
| H A D | qcom,sc8280xp-mdss.yaml | 104 <&dispcc0 DISP_CC_MDSS_VSYNC_CLK>;
112 assigned-clocks = <&dispcc0 DISP_CC_MDSS_VSYNC_CLK>;
|
| H A D | qcom,sm6125-mdss.yaml | 122 <&dispcc DISP_CC_MDSS_VSYNC_CLK>,
131 assigned-clocks = <&dispcc DISP_CC_MDSS_VSYNC_CLK>;
|
| H A D | qcom,sm6375-mdss.yaml | 116 <&dispcc DISP_CC_MDSS_VSYNC_CLK>,
126 assigned-clocks = <&dispcc DISP_CC_MDSS_VSYNC_CLK>;
|
| H A D | qcom,sm6350-mdss.yaml | 125 <&dispcc DISP_CC_MDSS_VSYNC_CLK>;
130 <&dispcc DISP_CC_MDSS_VSYNC_CLK>,
|
| H A D | qcom,sm8350-mdss.yaml | 133 <&dispcc DISP_CC_MDSS_VSYNC_CLK>;
141 assigned-clocks = <&dispcc DISP_CC_MDSS_VSYNC_CLK>;
|
| H A D | qcom,sm8250-mdss.yaml | 133 <&dispcc DISP_CC_MDSS_VSYNC_CLK>;
136 assigned-clocks = <&dispcc DISP_CC_MDSS_VSYNC_CLK>;
|
| H A D | qcom,sm8550-mdss.yaml | 129 <&dispcc DISP_CC_MDSS_VSYNC_CLK>;
137 assigned-clocks = <&dispcc DISP_CC_MDSS_VSYNC_CLK>;
|
| H A D | qcom,sm8150-mdss.yaml | 130 <&dispcc DISP_CC_MDSS_VSYNC_CLK>;
133 assigned-clocks = <&dispcc DISP_CC_MDSS_VSYNC_CLK>;
|
| /linux/drivers/clk/qcom/ |
| H A D | dispcc-sm6375.c | 461 static struct clk_branch disp_cc_mdss_vsync_clk = { variable
468 .name = "disp_cc_mdss_vsync_clk",
536 [DISP_CC_MDSS_VSYNC_CLK] = &disp_cc_mdss_vsync_clk.clkr,
|
| H A D | dispcc-sm6125.c | 577 static struct clk_branch disp_cc_mdss_vsync_clk = { variable
584 .name = "disp_cc_mdss_vsync_clk",
643 [DISP_CC_MDSS_VSYNC_CLK] = &disp_cc_mdss_vsync_clk.clkr,
|
| H A D | dispcc-sc7180.c | 608 static struct clk_branch disp_cc_mdss_vsync_clk = { variable
615 .name = "disp_cc_mdss_vsync_clk",
671 [DISP_CC_MDSS_VSYNC_CLK] = &disp_cc_mdss_vsync_clk.clkr,
|
| H A D | dispcc-sm4450.c | 632 static struct clk_branch disp_cc_mdss_vsync_clk = { variable
639 .name = "disp_cc_mdss_vsync_clk",
698 [DISP_CC_MDSS_VSYNC_CLK] = &disp_cc_mdss_vsync_clk.clkr,
|
| H A D | dispcc-sc7280.c | 757 static struct clk_branch disp_cc_mdss_vsync_clk = { variable
764 .name = "disp_cc_mdss_vsync_clk",
839 [DISP_CC_MDSS_VSYNC_CLK] = &disp_cc_mdss_vsync_clk.clkr,
|
| /linux/include/dt-bindings/clock/ |
| H A D | qcom,sm6115-dispcc.h | 28 #define DISP_CC_MDSS_VSYNC_CLK 18 macro
|
| H A D | qcom,dispcc-qcm2290.h | 25 #define DISP_CC_MDSS_VSYNC_CLK 15 macro
|
| H A D | qcom,sm6375-dispcc.h | 30 #define DISP_CC_MDSS_VSYNC_CLK 19 macro
|
| H A D | qcom,dispcc-sm6125.h | 34 #define DISP_CC_MDSS_VSYNC_CLK 25 macro
|
| H A D | qcom,dispcc-sc7180.h | 39 #define DISP_CC_MDSS_VSYNC_CLK 30 macro
|
| H A D | qcom,dispcc-sm6350.h | 40 #define DISP_CC_MDSS_VSYNC_CLK 29 macro
|
| H A D | qcom,sm4450-dispcc.h | 33 #define DISP_CC_MDSS_VSYNC_CLK 23 macro
|
| H A D | qcom,dispcc-sc7280.h | 47 #define DISP_CC_MDSS_VSYNC_CLK 37 macro
|
| H A D | qcom,dispcc-sdm845.h | 33 #define DISP_CC_MDSS_VSYNC_CLK 23 macro
|
| H A D | qcom,dispcc-sm8350.h | 54 #define DISP_CC_MDSS_VSYNC_CLK 44 macro
|
| H A D | qcom,dispcc-sm8250.h | 54 #define DISP_CC_MDSS_VSYNC_CLK 44 macro
|
| H A D | qcom,dispcc-sm8150.h | 54 #define DISP_CC_MDSS_VSYNC_CLK 44 macro
|