Home
last modified time | relevance | path

Searched full:disp_cc_mdss_mdp_clk (Results 1 – 25 of 50) sorted by relevance

12

/linux/Documentation/devicetree/bindings/display/msm/
H A Dqcom,sm6350-mdss.yaml102 <&dispcc DISP_CC_MDSS_MDP_CLK>;
124 <&dispcc DISP_CC_MDSS_MDP_CLK>,
129 assigned-clocks = <&dispcc DISP_CC_MDSS_MDP_CLK>,
H A Dqcom,sc8280xp-mdss.yaml72 <&dispcc0 DISP_CC_MDSS_MDP_CLK>;
103 <&dispcc0 DISP_CC_MDSS_MDP_CLK>,
H A Dqcom,qcm2290-mdss.yaml98 <&dispcc DISP_CC_MDSS_MDP_CLK>;
122 <&dispcc DISP_CC_MDSS_MDP_CLK>,
H A Dqcom,sm6125-mdss.yaml95 <&dispcc DISP_CC_MDSS_MDP_CLK>;
121 <&dispcc DISP_CC_MDSS_MDP_CLK>,
H A Dqcom,sm6115-mdss.yaml95 <&dispcc DISP_CC_MDSS_MDP_CLK>;
113 <&dispcc DISP_CC_MDSS_MDP_CLK>,
H A Dqcom,sm6375-mdss.yaml93 <&dispcc DISP_CC_MDSS_MDP_CLK>;
115 <&dispcc DISP_CC_MDSS_MDP_CLK>,
H A Dqcom,sm8350-mdss.yaml109 <&dispcc DISP_CC_MDSS_MDP_CLK>;
132 <&dispcc DISP_CC_MDSS_MDP_CLK>,
H A Dqcom,sdm670-mdss.yaml96 <&dispcc DISP_CC_MDSS_MDP_CLK>;
123 <&dispcc DISP_CC_MDSS_MDP_CLK>,
H A Dqcom,sdm845-mdss.yaml99 <&dispcc DISP_CC_MDSS_MDP_CLK>;
119 <&dispcc DISP_CC_MDSS_MDP_CLK>,
/linux/drivers/clk/qcom/
H A Ddispcc-sm6375.c335 static struct clk_branch disp_cc_mdss_mdp_clk = { variable
342 .name = "disp_cc_mdss_mdp_clk",
526 [DISP_CC_MDSS_MDP_CLK] = &disp_cc_mdss_mdp_clk.clkr,
H A Ddispcc-sm6125.c488 static struct clk_branch disp_cc_mdss_mdp_clk = { variable
495 .name = "disp_cc_mdss_mdp_clk",
635 [DISP_CC_MDSS_MDP_CLK] = &disp_cc_mdss_mdp_clk.clkr,
H A Ddispcc-sc7180.c501 static struct clk_branch disp_cc_mdss_mdp_clk = { variable
508 .name = "disp_cc_mdss_mdp_clk",
662 [DISP_CC_MDSS_MDP_CLK] = &disp_cc_mdss_mdp_clk.clkr,
H A Ddispcc-sm4450.c452 static struct clk_branch disp_cc_mdss_mdp_clk = { variable
459 .name = "disp_cc_mdss_mdp_clk",
685 [DISP_CC_MDSS_MDP_CLK] = &disp_cc_mdss_mdp_clk.clkr,
/linux/include/dt-bindings/clock/
H A Dqcom,sm6115-dispcc.h20 #define DISP_CC_MDSS_MDP_CLK 10 macro
H A Dqcom,dispcc-qcm2290.h19 #define DISP_CC_MDSS_MDP_CLK 9 macro
H A Dqcom,sm6375-dispcc.h20 #define DISP_CC_MDSS_MDP_CLK 9 macro
H A Dqcom,dispcc-sm6125.h26 #define DISP_CC_MDSS_MDP_CLK 17 macro
H A Dqcom,dispcc-sc7180.h29 #define DISP_CC_MDSS_MDP_CLK 20 macro
H A Dqcom,dispcc-sm6350.h30 #define DISP_CC_MDSS_MDP_CLK 19 macro
H A Dqcom,sm4450-dispcc.h20 #define DISP_CC_MDSS_MDP_CLK 10 macro
H A Dqcom,dispcc-sc7280.h37 #define DISP_CC_MDSS_MDP_CLK 27 macro
H A Dqcom,dispcc-sdm845.h22 #define DISP_CC_MDSS_MDP_CLK 12 macro
H A Dqcom,dispcc-sm8350.h42 #define DISP_CC_MDSS_MDP_CLK 32 macro
H A Dqcom,dispcc-sm8250.h42 #define DISP_CC_MDSS_MDP_CLK 32 macro
H A Dqcom,dispcc-sm8150.h42 #define DISP_CC_MDSS_MDP_CLK 32 macro

12