Home
last modified time | relevance | path

Searched full:disp_cc_mdss_byte0_intf_clk (Results 1 – 25 of 61) sorted by relevance

123

/linux/drivers/clk/qcom/
H A Ddispcc-qcm2290.c304 static struct clk_branch disp_cc_mdss_byte0_intf_clk = { variable
311 .name = "disp_cc_mdss_byte0_intf_clk",
471 [DISP_CC_MDSS_BYTE0_INTF_CLK] = &disp_cc_mdss_byte0_intf_clk.clkr,
H A Ddispcc-sm6375.c299 static struct clk_branch disp_cc_mdss_byte0_intf_clk = { variable
306 .name = "disp_cc_mdss_byte0_intf_clk",
523 [DISP_CC_MDSS_BYTE0_INTF_CLK] = &disp_cc_mdss_byte0_intf_clk.clkr,
H A Ddispcc-sm6115.c353 static struct clk_branch disp_cc_mdss_byte0_intf_clk = { variable
360 .name = "disp_cc_mdss_byte0_intf_clk",
536 [DISP_CC_MDSS_BYTE0_INTF_CLK] = &disp_cc_mdss_byte0_intf_clk.clkr,
H A Ddispcc-sm6125.c362 static struct clk_branch disp_cc_mdss_byte0_intf_clk = { variable
369 .name = "disp_cc_mdss_byte0_intf_clk",
623 [DISP_CC_MDSS_BYTE0_INTF_CLK] = &disp_cc_mdss_byte0_intf_clk.clkr,
H A Ddispcc-sc7180.c376 static struct clk_branch disp_cc_mdss_byte0_intf_clk = { variable
383 .name = "disp_cc_mdss_byte0_intf_clk",
648 [DISP_CC_MDSS_BYTE0_INTF_CLK] = &disp_cc_mdss_byte0_intf_clk.clkr,
H A Ddispcc-sm6350.c385 static struct clk_branch disp_cc_mdss_byte0_intf_clk = { variable
392 .name = "disp_cc_mdss_byte0_intf_clk",
697 [DISP_CC_MDSS_BYTE0_INTF_CLK] = &disp_cc_mdss_byte0_intf_clk.clkr,
H A Ddispcc-sm4450.c398 static struct clk_branch disp_cc_mdss_byte0_intf_clk = { variable
405 .name = "disp_cc_mdss_byte0_intf_clk",
681 [DISP_CC_MDSS_BYTE0_INTF_CLK] = &disp_cc_mdss_byte0_intf_clk.clkr,
H A Ddispcc-sc7280.c433 static struct clk_branch disp_cc_mdss_byte0_intf_clk = { variable
440 .name = "disp_cc_mdss_byte0_intf_clk",
806 [DISP_CC_MDSS_BYTE0_INTF_CLK] = &disp_cc_mdss_byte0_intf_clk.clkr,
H A Ddispcc-sdm845.c403 static struct clk_branch disp_cc_mdss_byte0_intf_clk = { variable
410 .name = "disp_cc_mdss_byte0_intf_clk",
776 [DISP_CC_MDSS_BYTE0_INTF_CLK] = &disp_cc_mdss_byte0_intf_clk.clkr,
/linux/include/dt-bindings/clock/
H A Dqcom,sm6115-dispcc.h17 #define DISP_CC_MDSS_BYTE0_INTF_CLK 7 macro
H A Dqcom,dispcc-qcm2290.h16 #define DISP_CC_MDSS_BYTE0_INTF_CLK 6 macro
H A Dqcom,sm6375-dispcc.h17 #define DISP_CC_MDSS_BYTE0_INTF_CLK 6 macro
H A Dqcom,dispcc-sm6125.h14 #define DISP_CC_MDSS_BYTE0_INTF_CLK 5 macro
H A Dqcom,dispcc-sc7180.h16 #define DISP_CC_MDSS_BYTE0_INTF_CLK 7 macro
H A Dqcom,dispcc-sm6350.h17 #define DISP_CC_MDSS_BYTE0_INTF_CLK 6 macro
H A Dqcom,sm4450-dispcc.h16 #define DISP_CC_MDSS_BYTE0_INTF_CLK 6 macro
H A Dqcom,dispcc-sc7280.h16 #define DISP_CC_MDSS_BYTE0_INTF_CLK 6 macro
H A Dqcom,dispcc-sdm845.h14 #define DISP_CC_MDSS_BYTE0_INTF_CLK 4 macro
H A Dqcom,dispcc-sm8350.h15 #define DISP_CC_MDSS_BYTE0_INTF_CLK 5 macro
H A Dqcom,dispcc-sm8250.h15 #define DISP_CC_MDSS_BYTE0_INTF_CLK 5 macro
H A Dqcom,dispcc-sm8150.h15 #define DISP_CC_MDSS_BYTE0_INTF_CLK 5 macro
H A Dqcom,x1e80100-dispcc.h17 #define DISP_CC_MDSS_BYTE0_INTF_CLK 7 macro
H A Dqcom,sm8550-dispcc.h17 #define DISP_CC_MDSS_BYTE0_INTF_CLK 7 macro
H A Dqcom,sm8450-dispcc.h16 #define DISP_CC_MDSS_BYTE0_INTF_CLK 6 macro
H A Dqcom,dispcc-sc8280xp.h20 #define DISP_CC_MDSS_BYTE0_INTF_CLK 10 macro

123