Home
last modified time | relevance | path

Searched full:ddr2 (Results 1 – 25 of 30) sorted by relevance

12

/freebsd/sys/contrib/device-tree/Bindings/memory-controllers/
H A Dti-da8xx-ddrctl.txt1 * Device tree bindings for Texas Instruments da8xx DDR2/mDDR memory controller
3 The DDR2/mDDR memory controller present on Texas Instruments da8xx SoCs features
H A Dti,da8xx-ddrctl.yaml7 title: Texas Instruments da8xx DDR2/mDDR memory controller
H A Dnvidia,tegra20-emc.yaml19 standard protocols: DDR1, LPDDR2 and DDR2.
/freebsd/sys/contrib/device-tree/Bindings/clock/
H A Dbrcm,bcm2835-cprman.txt26 - DSI0 DDR2 clock
29 - DSI1 DDR2 clock
/freebsd/sys/contrib/device-tree/src/arm/arm/
H A Dvexpress-v2p-ca9.dts243 /* DDR2 SDRAM and Test Chip DDR2 I/O supply */
252 /* DDR2 SDRAM VTT termination voltage */
H A Dvexpress-v2p-ca5s.dts167 /* DDR2 */
H A Dvexpress-v2p-ca15-tc1.dts191 /* DDR2 PLL reference clock */
H A Dvexpress-v2p-ca15_a7.dts329 /* DDR2 PLL reference clock */
/freebsd/sys/contrib/device-tree/Bindings/arm/bcm/
H A Dbrcm,hr2.yaml12 A9 ARM CPUs, DDR2/DDR3 memory, PCIe GEN-2, USB 2.0 and USB 3.0, serial and NAND
/freebsd/sys/contrib/device-tree/src/arm/nxp/mxs/
H A Dimx28-eukrea-mbmx287lc.dts8 * Module contains : i.MX287 + 128MB DDR2 + NAND + 2 x Ethernet PHY + RTC
H A Dimx28-eukrea-mbmx283lc.dts8 * Module contains : i.MX282 + 64MB DDR2 + NAND + Ethernet PHY + RTC
/freebsd/sys/contrib/device-tree/Bindings/display/
H A Dbrcm,bcm2835-dsi0.yaml44 # - description: The DSI DDR2 clock
/freebsd/sys/contrib/device-tree/src/powerpc/fsl/
H A Db4860si-post.dtsi78 dev-handle = <&ddr2>;
238 ddr2: memory-controller@9000 { label
H A Dp5020si-post.dtsi235 dev-handle = <&ddr2>;
285 ddr2: memory-controller@9000 { label
H A Dp5040si-post.dtsi180 dev-handle = <&ddr2>;
240 ddr2: memory-controller@9000 { label
H A Dp4080si-post.dtsi207 dev-handle = <&ddr2>;
288 ddr2: memory-controller@9000 { label
H A Dt4240si-post.dtsi222 dev-handle = <&ddr2>;
900 ddr2: memory-controller@9000 { label
/freebsd/sys/contrib/device-tree/Bindings/memory-controllers/ti/
H A Demif.txt5 DDR2/DDR3/LPDDR2 protocols. This binding describes a given instance
/freebsd/sys/contrib/device-tree/src/powerpc/
H A Dmpc7448hpc2.dts46 reg = <0x0 0x20000000 // DDR2 512M at 0
H A Dhaleakala.dts92 compatible = "ibm,sdram-405exr", "ibm,sdram-4xx-ddr2";
H A Dobs600.dts106 compatible = "ibm,sdram-405ex", "ibm,sdram-4xx-ddr2";
H A Dmakalu.dts93 compatible = "ibm,sdram-405ex", "ibm,sdram-4xx-ddr2";
H A Dkilauea.dts102 compatible = "ibm,sdram-405ex", "ibm,sdram-4xx-ddr2";
/freebsd/sys/contrib/device-tree/src/arm/ti/davinci/
H A Dda850-lcdk.dts24 /* 128 MB DDR2 SDRAM @ 0xc0000000 */
/freebsd/sys/dts/powerpc/
H A Dp5020si.dtsi170 dev-handle = <&ddr2>;
470 ddr2: memory-controller@9000 { label

12