/freebsd/sys/contrib/device-tree/Bindings/memory-controllers/ |
H A D | ti-da8xx-ddrctl.txt | 1 * Device tree bindings for Texas Instruments da8xx DDR2/mDDR memory controller 3 The DDR2/mDDR memory controller present on Texas Instruments da8xx SoCs features
|
H A D | ti,da8xx-ddrctl.yaml | 7 title: Texas Instruments da8xx DDR2/mDDR memory controller
|
H A D | nvidia,tegra20-emc.yaml | 19 standard protocols: DDR1, LPDDR2 and DDR2.
|
/freebsd/sys/contrib/device-tree/Bindings/clock/ |
H A D | brcm,bcm2835-cprman.txt | 26 - DSI0 DDR2 clock 29 - DSI1 DDR2 clock
|
/freebsd/sys/contrib/device-tree/src/arm/arm/ |
H A D | vexpress-v2p-ca9.dts | 243 /* DDR2 SDRAM and Test Chip DDR2 I/O supply */ 252 /* DDR2 SDRAM VTT termination voltage */
|
H A D | vexpress-v2p-ca5s.dts | 167 /* DDR2 */
|
H A D | vexpress-v2p-ca15-tc1.dts | 191 /* DDR2 PLL reference clock */
|
H A D | vexpress-v2p-ca15_a7.dts | 329 /* DDR2 PLL reference clock */
|
/freebsd/sys/contrib/device-tree/Bindings/arm/bcm/ |
H A D | brcm,hr2.yaml | 12 A9 ARM CPUs, DDR2/DDR3 memory, PCIe GEN-2, USB 2.0 and USB 3.0, serial and NAND
|
/freebsd/sys/contrib/device-tree/src/arm/nxp/mxs/ |
H A D | imx28-eukrea-mbmx287lc.dts | 8 * Module contains : i.MX287 + 128MB DDR2 + NAND + 2 x Ethernet PHY + RTC
|
H A D | imx28-eukrea-mbmx283lc.dts | 8 * Module contains : i.MX282 + 64MB DDR2 + NAND + Ethernet PHY + RTC
|
/freebsd/sys/contrib/device-tree/Bindings/display/ |
H A D | brcm,bcm2835-dsi0.yaml | 44 # - description: The DSI DDR2 clock
|
/freebsd/sys/contrib/device-tree/src/powerpc/fsl/ |
H A D | b4860si-post.dtsi | 78 dev-handle = <&ddr2>; 238 ddr2: memory-controller@9000 { label
|
H A D | p5020si-post.dtsi | 235 dev-handle = <&ddr2>; 285 ddr2: memory-controller@9000 { label
|
H A D | p5040si-post.dtsi | 180 dev-handle = <&ddr2>; 240 ddr2: memory-controller@9000 { label
|
H A D | p4080si-post.dtsi | 207 dev-handle = <&ddr2>; 288 ddr2: memory-controller@9000 { label
|
H A D | t4240si-post.dtsi | 222 dev-handle = <&ddr2>; 900 ddr2: memory-controller@9000 { label
|
/freebsd/sys/contrib/device-tree/Bindings/memory-controllers/ti/ |
H A D | emif.txt | 5 DDR2/DDR3/LPDDR2 protocols. This binding describes a given instance
|
/freebsd/sys/contrib/device-tree/src/powerpc/ |
H A D | mpc7448hpc2.dts | 46 reg = <0x0 0x20000000 // DDR2 512M at 0
|
H A D | haleakala.dts | 92 compatible = "ibm,sdram-405exr", "ibm,sdram-4xx-ddr2";
|
H A D | obs600.dts | 106 compatible = "ibm,sdram-405ex", "ibm,sdram-4xx-ddr2";
|
H A D | makalu.dts | 93 compatible = "ibm,sdram-405ex", "ibm,sdram-4xx-ddr2";
|
H A D | kilauea.dts | 102 compatible = "ibm,sdram-405ex", "ibm,sdram-4xx-ddr2";
|
/freebsd/sys/contrib/device-tree/src/arm/ti/davinci/ |
H A D | da850-lcdk.dts | 24 /* 128 MB DDR2 SDRAM @ 0xc0000000 */
|
/freebsd/sys/dts/powerpc/ |
H A D | p5020si.dtsi | 170 dev-handle = <&ddr2>; 470 ddr2: memory-controller@9000 { label
|