| /linux/tools/testing/selftests/kvm/x86_64/ |
| H A D | ucna_injection_test.c | |
| /linux/drivers/gpu/drm/i915/display/ |
| H A D | intel_backlight.c | 606 u32 ctl, ctl2, freq; in i965_enable_backlight() local
608 ctl2 = intel_de_read(i915, BLC_PWM_CTL2); in i965_enable_backlight()
609 if (ctl2 & BLM_PWM_ENABLE) { in i965_enable_backlight()
612 ctl2 &= ~BLM_PWM_ENABLE; in i965_enable_backlight()
613 intel_de_write(i915, BLC_PWM_CTL2, ctl2); in i965_enable_backlight()
623 ctl2 = BLM_PIPE(pipe); in i965_enable_backlight()
625 ctl2 |= BLM_COMBINATION_MODE; in i965_enable_backlight()
627 ctl2 |= BLM_POLARITY_I965; in i965_enable_backlight()
628 intel_de_write(i915, BLC_PWM_CTL2, ctl2); in i965_enable_backlight()
630 intel_de_write(i915, BLC_PWM_CTL2, ctl2 | BLM_PWM_ENABLE); in i965_enable_backlight()
[all …]
|
| H A D | dvo_tfp410.c | 207 u8 ctl2; in tfp410_detect() local
209 if (tfp410_readb(dvo, TFP410_CTL_2, &ctl2)) { in tfp410_detect()
210 if (ctl2 & TFP410_CTL_2_RSEN) in tfp410_detect()
|
| H A D | intel_backlight_regs.h | 79 /* PCH CTL1 is totally different, all but the below bits are reserved. CTL2 is
|
| H A D | intel_ddi.c | 607 u32 ctl2 = 0; in intel_ddi_enable_transcoder_func() local
613 ctl2 |= PORT_SYNC_MODE_ENABLE | in intel_ddi_enable_transcoder_func()
619 ctl2); in intel_ddi_enable_transcoder_func()
3935 u32 ctl2 = intel_de_read(dev_priv, in bdw_transcoder_master_readout() local
3938 if ((ctl2 & PORT_SYNC_MODE_ENABLE) == 0) in bdw_transcoder_master_readout()
3941 master_select = REG_FIELD_GET(PORT_SYNC_MODE_MASTER_SELECT_MASK, ctl2); in bdw_transcoder_master_readout()
|
| /linux/drivers/mtd/nand/raw/ |
| H A D | cafe_nand.c | 66 uint32_t ctl2; member
174 cafe_writel(cafe, cafe->ctl2 | 0x100 | command, NAND_CTRL2); in cafe_nand_cmdfunc()
176 cafe->ctl2 &= ~(1<<30); in cafe_nand_cmdfunc()
243 cafe_writel(cafe, cafe->ctl2 | 0x100 | NAND_CMD_RNDOUTSTART, NAND_CTRL2); in cafe_nand_cmdfunc()
245 cafe_writel(cafe, cafe->ctl2 | 0x100 | NAND_CMD_READSTART, NAND_CTRL2); in cafe_nand_cmdfunc()
248 cafe_dev_dbg(&cafe->pdev->dev, "dlen %x, ctl1 %x, ctl2 %x\n", in cafe_nand_cmdfunc()
298 WARN_ON(cafe->ctl2 & (1<<30)); in cafe_nand_cmdfunc()
310 cafe_writel(cafe, cafe->ctl2, NAND_CTRL2); in cafe_nand_cmdfunc()
314 cafe_writel(cafe, cafe->ctl2, NAND_CTRL2); in cafe_nand_cmdfunc()
544 cafe->ctl2 |= (1<<30); in cafe_nand_write_page_lowlevel()
[all …]
|
| /linux/drivers/rtc/ |
| H A D | rtc-rs5c348.c | 79 txbuf[0] = RS5C348_CMD_R(RS5C348_REG_CTL2); /* cmd, ctl2 */ in rs5c348_rtc_set_time()
81 txbuf[2] = RS5C348_CMD_R(RS5C348_REG_CTL2); /* cmd, ctl2 */ in rs5c348_rtc_set_time()
124 txbuf[0] = RS5C348_CMD_R(RS5C348_REG_CTL2); /* cmd, ctl2 */ in rs5c348_rtc_read_time()
126 txbuf[2] = RS5C348_CMD_R(RS5C348_REG_CTL2); /* cmd, ctl2 */ in rs5c348_rtc_read_time()
|
| H A D | rtc-rzn1.c | 250 u32 subu = 0, ctl2; in rzn1_rtc_set_offset() local
284 ret = readl_poll_timeout(rtc->base + RZN1_RTC_CTL2, ctl2, in rzn1_rtc_set_offset()
285 !(ctl2 & RZN1_RTC_CTL2_WUST), 100, 2000000); in rzn1_rtc_set_offset()
|
| /linux/drivers/hwmon/ |
| H A D | lm93.c | 291 * The two PWM CTL2 registers can read something other than what was
1752 u8 ctl2, ctl4; in pwm_show() local
1755 ctl2 = data->block9[nr][LM93_PWM_CTL2]; in pwm_show()
1757 if (ctl2 & 0x01) /* show user commanded value if enabled */ in pwm_show()
1760 rc = LM93_PWM_FROM_REG(ctl2 >> 4, (ctl4 & 0x07) ? in pwm_show()
1771 u8 ctl2, ctl4; in pwm_store() local
1780 ctl2 = lm93_read_byte(client, LM93_REG_PWM_CTL(nr, LM93_PWM_CTL2)); in pwm_store()
1782 ctl2 = (ctl2 & 0x0f) | LM93_PWM_TO_REG(val, (ctl4 & 0x07) ? in pwm_store()
1785 data->pwm_override[nr] = LM93_PWM_FROM_REG(ctl2 >> 4, in pwm_store()
1788 lm93_write_byte(client, LM93_REG_PWM_CTL(nr, LM93_PWM_CTL2), ctl2); in pwm_store()
[all …]
|
| /linux/drivers/video/fbdev/ |
| H A D | arcfb.c | 394 unsigned char ctl2; in arcfb_ioctl() local
396 ctl2 = ks108_readb_ctl2(info->par); in arcfb_ioctl()
397 if (copy_to_user(argp, &ctl2, sizeof(ctl2))) in arcfb_ioctl()
|
| /linux/drivers/net/ |
| H A D | sungem_phy.c | 795 u16 ctl, ctl2; in marvell_setup_forced() local
825 ctl2 = sungem_phy_read(phy, MII_M1011_PHY_SPEC_CONTROL); in marvell_setup_forced()
826 ctl2 &= ~(MII_M1011_PHY_SPEC_CONTROL_MANUAL_MDIX | in marvell_setup_forced()
831 ctl2 |= (fd == DUPLEX_FULL) ? in marvell_setup_forced()
834 sungem_phy_write(phy, MII_1000BASETCONTROL, ctl2); in marvell_setup_forced()
|
| /linux/drivers/pci/pcie/ |
| H A D | aspm.c | 641 u32 ctl1 = 0, ctl2 = 0; in aspm_calc_l12_info() local
658 ctl2 |= FIELD_PREP(PCI_L1SS_CTL2_T_PWR_ON_SCALE, scale1) | in aspm_calc_l12_info()
662 ctl2 |= FIELD_PREP(PCI_L1SS_CTL2_T_PWR_ON_SCALE, scale2) | in aspm_calc_l12_info()
690 ctl2 == pctl2 && ctl2 == cctl2) in aspm_calc_l12_info()
707 pci_write_config_dword(parent, parent->l1ss + PCI_L1SS_CTL2, ctl2); in aspm_calc_l12_info()
708 pci_write_config_dword(child, child->l1ss + PCI_L1SS_CTL2, ctl2); in aspm_calc_l12_info()
|
| /linux/drivers/net/wireless/mediatek/mt76/ |
| H A D | mt76x02_mac.h | 145 u8 ctl2; member
|
| H A D | mt76x02_mac.c | 395 txwi->ctl2 = FIELD_PREP(MT_TX_PWR_ADJ, txpwr_adj); in mt76x02_mac_write_txwi()
|
| /linux/Documentation/devicetree/bindings/arm/tegra/ |
| H A D | nvidia,tegra186-pmc.yaml | 117 hdmi-dp0, hdmi-dp1, pex-cntrl, pex-ctl2, pex-l0-rst,
|
| /linux/sound/soc/codecs/ |
| H A D | cs35l33.h | 25 #define CS35L33_BST_CTL2 0x0C /* Boost Converter CTL2 */
|
| H A D | cs35l35.h | 28 #define CS35L35_SP_FMT_CTL2 0x0E /* Serial Port Format CTL2 */
|
| /linux/sound/mips/ |
| H A D | hal2.h | 141 /* Bits in CTL2 register */
|
| /linux/drivers/net/ethernet/marvell/octeontx2/af/ |
| H A D | rvu_cpt.c | 957 u64 ctl, ctl2; in rvu_mbox_handler_cpt_lf_reset() local
970 ctl2 = rvu_read64(rvu, blkaddr, CPT_AF_LFX_CTL2(cptlf)); in rvu_mbox_handler_cpt_lf_reset()
978 rvu_write64(rvu, blkaddr, CPT_AF_LFX_CTL2(cptlf), ctl2); in rvu_mbox_handler_cpt_lf_reset()
|
| /linux/drivers/net/ethernet/aquantia/atlantic/hw_atl/ |
| H A D | hw_atl_utils.h | 21 u32 ctl2; /* 63..46 - payload length, 45 - ctx enable, 44 - ctx index */ member
|
| /linux/drivers/gpu/drm/loongson/ |
| H A D | lsdc_regs.h | 323 * data island. The values of CTL0, CTL1, CTL2, and CTL3 indicate the type of
|
| /linux/drivers/net/wireless/ath/ath9k/ |
| H A D | eeprom_4k.c | 124 PR_EEP("Ant. Diversity ctl2", modal_hdr->antdiv_ctl2); in ath9k_dump_4k_modal_eeprom()
|
| /linux/drivers/pci/ |
| H A D | pci.c | 3846 u32 cap, ctl2; in pci_enable_atomic_ops_to_root() local
3898 &ctl2); in pci_enable_atomic_ops_to_root()
3899 if (ctl2 & PCI_EXP_DEVCTL2_ATOMIC_EGRESS_BLOCK) in pci_enable_atomic_ops_to_root()
|
| /linux/drivers/soc/tegra/ |
| H A D | pmc.c | 3961 TEGRA_IO_PAD(TEGRA_IO_PAD_PEX_CTL2, 1, 0x7c, 0x80, UINT_MAX, "pex-ctl2"),
4013 TEGRA_IO_PIN_DESC(TEGRA_IO_PAD_PEX_CTL2, "pex-ctl2"),
|