Home
last modified time | relevance | path

Searched full:csis (Results 1 – 15 of 15) sorted by relevance

/freebsd/sys/contrib/device-tree/Bindings/media/
H A Dsamsung,exynos4210-csis.yaml4 $id: http://devicetree.org/schemas/media/samsung,exynos4210-csis.yaml#
7 title: Samsung S5P/Exynos SoC series MIPI CSI-2 receiver (MIPI CSIS)
16 - samsung,s5pv210-csis
17 - samsung,exynos4210-csis
18 - samsung,exynos4212-csis
19 - samsung,exynos5250-csis
41 - const: csis
57 - const: csis
63 description: MIPI CSIS I/O and PLL voltage supply (e.g. 1.8V).
66 description: MIPI CSIS Core voltage supply (e.g. 1.1V).
[all …]
H A Dsamsung-mipi-csis.txt1 Samsung S5P/Exynos SoC series MIPI CSI-2 receiver (MIPI CSIS)
6 - compatible : "samsung,s5pv210-csis" for S5PV210 (S5PC110),
7 "samsung,exynos4210-csis" for Exynos4210 (S5PC210),
8 "samsung,exynos4212-csis" for Exynos4212/Exynos4412,
9 "samsung,exynos5250-csis" for Exynos5250;
11 - interrupts : should contain MIPI CSIS interrupt; the format of the
14 - vddio-supply : MIPI CSIS I/O and PLL voltage supply (e.g. 1.8V);
15 - vddcore-supply : MIPI CSIS Core voltage supply (e.g. 1.1V);
18 - clock-names : must contain "csis", "sclk_csis" entries, matching entries
25 - samsung,csis-wclk : CSI-2 wrapper clock selection. If this property is present
[all …]
H A Dsamsung,fimc.yaml17 CSIS, FIMC-LITE and FIMC-IS (ISP).
78 "^csis@[0-9a-f]+$":
80 $ref: samsung,exynos4210-csis.yaml#
155 csis@80000 {
156 compatible = "samsung,exynos4210-csis";
161 clock-names = "csis", "sclk_csis";
170 phy-names = "csis";
183 samsung,csis-hs-settle = <12>;
188 /* ... CSIS 1 */
H A Dsamsung-fimc.txt6 the S5P SoCs series known as CAMIF), MIPI CSIS, FIMC-LITE and FIMC-IS (ISP).
109 I2C0) nodes and linked to a port node in the csis or the parallel-ports node,
193 csis_0: csis@11880000 {
194 compatible = "samsung,exynos4210-csis";
203 samsung,csis-hs-settle = <12>;
209 The MIPI-CSIS device binding is defined in samsung-mipi-csis.txt.
H A Dimx7-mipi-csi2.txt14 - interrupts : should contain MIPI CSIS interrupt;
25 provides power to MIPI CSIS core;
31 - fsl,csis-hs-settle : differential receiver (HS-RX) settle time;
72 fsl,csis-hs-settle = <3>;
H A Dnxp,imx-mipi-csi2.yaml15 receiver IP core named CSIS. The IP core originates from Samsung, and may be
16 compatible with some of the Exynos4 and S5P SoCs. i.MX7 SoCs use CSIS version
17 3.3, and i.MX8 SoCs use CSIS version 3.6.3.
20 completely wrapped by the CSIS and doesn't expose a control interface of its
H A Dnxp,imx7-mipi-csi2.yaml15 receiver IP core named CSIS. The IP core originates from Samsung, and may be
16 compatible with some of the Exynos4 and S5P SoCs. i.MX7 SoCs use CSIS version
17 3.3, and i.MX8 SoCs use CSIS version 3.6.3.
20 completely wrapped by the CSIS and doesn't expose a control interface of its
H A Dimx.txt34 to the i.MX IPU CSIs.
H A Dnxp,imx8-isi.yaml45 A phandle referencing the block control that contains the CSIS to ISI
/freebsd/sys/contrib/device-tree/Bindings/phy/
H A Dsamsung,mipi-video-phy.yaml7 title: Samsung S5P/Exynos SoC MIPI CSIS/DSIM DPHY
17 0 - MIPI CSIS 0,
19 2 - MIPI CSIS 1,
24 4 - MIPI CSIS 2.
H A Dsamsung-phy.txt1 Samsung S5P/Exynos SoC series MIPI CSIS/DSIM DPHY
22 0 - MIPI CSIS 0,
24 2 - MIPI CSIS 1,
28 4 - MIPI CSIS 2.
/freebsd/sys/contrib/device-tree/src/arm/samsung/
H A Dexynos4.dtsi265 csis_0: csis@80000 {
266 compatible = "samsung,exynos4210-csis";
271 clock-names = "csis", "sclk_csis";
275 phy-names = "csis";
281 csis_1: csis@90000 {
282 compatible = "samsung,exynos4210-csis";
287 clock-names = "csis", "sclk_csis";
291 phy-names = "csis";
H A Ds5pv210.dtsi562 csis0: csis@0 {
563 compatible = "samsung,s5pv210-csis";
569 clock-names = "csis",
H A Dexynos4412-midas.dtsi468 samsung,csis-hs-settle = <12>;
488 samsung,csis-hs-settle = <18>;
489 samsung,csis-wclk;
H A Dexynos4210-i9100.dts302 samsung,csis-hs-settle = <6>;