| /freebsd/sys/contrib/device-tree/src/arm/hisilicon/ |
| H A D | hip04.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 5 * Copyright (C) 2013-2014 HiSilicon Ltd. 6 * Copyright (C) 2013-2014 Linaro Ltd. 12 /* memory bus is 64-bit */ 13 #address-cells = <2>; 14 #size-cells = <2>; 21 compatible = "hisilicon,hip04-bootwrapper"; 22 boot-method = <0x10c00000 0x10000>, <0xe0000100 0x1000>; 26 #address-cells = <1>; 27 #size-cells = <0>; [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm64/sprd/ |
| H A D | sc9863a.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 8 #include <dt-bindings/clock/sprd,sc9863a-clk.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 14 #address-cells = <2>; 15 #size-cells = <0>; 17 cpu-map { 20 cpu = <&CPU0>; 23 cpu = <&CPU1>; 26 cpu = <&CPU2>; 29 cpu = <&CPU3>; [all …]
|
| H A D | sc9860.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 9 #include <dt-bindings/input/input.h> 10 #include <dt-bindings/gpio/gpio.h> 15 #address-cells = <2>; 16 #size-cells = <0>; 18 cpu-map { 21 cpu = <&CPU0>; 24 cpu = <&CPU1>; 27 cpu = <&CPU2>; [all …]
|
| H A D | ums512.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 8 #include <dt-bindings/clock/sprd,ums512-clk.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 12 interrupt-parent = <&gic>; 13 #address-cells = <2>; 14 #size-cells = <2>; 17 #address-cells = <2>; 18 #size-cells = <0>; 20 cpu-map { 23 cpu = <&CPU0>; [all …]
|
| H A D | sc9836.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0-only OR MIT) 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 15 #address-cells = <2>; 16 #size-cells = <0>; 18 cpu0: cpu@0 { 19 device_type = "cpu"; 20 compatible = "arm,cortex-a53"; 22 enable-method = "psci"; 25 cpu1: cpu@1 { 26 device_type = "cpu"; [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm64/hisilicon/ |
| H A D | hi6220-coresight.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 14 compatible = "arm,coresight-dynamic-funnel", "arm,primecell"; 17 clock-names = "apb_pclk"; 19 out-ports { 22 remote-endpoint = 28 in-ports { 31 remote-endpoint = 39 compatible = "arm,coresight-tmc", "arm,primecell"; 42 clock-names = "apb_pclk"; 44 in-ports { [all …]
|
| H A D | hi3660-coresight.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 6 * Copyright (C) 2016-2018 HiSilicon Ltd. 15 compatible = "arm,coresight-etm4x", "arm,primecell"; 18 clock-names = "apb_pclk"; 19 cpu = <&cpu0>; 21 out-ports { 24 remote-endpoint = 32 compatible = "arm,coresight-etm4x", "arm,primecell"; 35 clock-names = "apb_pclk"; 36 cpu = <&cpu1>; [all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/arm/ |
| H A D | coresight.txt | 11 * Required properties for all components *except* non-configurable replicators 12 and non-configurable funnels: 16 - Embedded Trace Buffer (version 1.0): 17 "arm,coresight-etb10", "arm,primecell"; 19 - Trace Port Interface Unit: 20 "arm,coresight-tpiu", "arm,primecell"; 22 - Trace Memory Controller, used for Embedded Trace Buffer(ETB), 26 "arm,coresight-tmc", "arm,primecell"; 28 - Trace Programmable Funnel: 29 "arm,coresight-dynamic-funnel", "arm,primecell"; [all …]
|
| H A D | arm,coresight-etm.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/arm/arm,coresight-etm.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Mathieu Poirier <mathieu.poirier@linaro.org> 11 - Mike Leach <mike.leach@linaro.org> 12 - Leo Yan <leo.yan@linaro.org> 13 - Suzuki K Poulose <suzuki.poulose@arm.com> 23 The Embedded Trace Macrocell (ETM) is a real-time trace module providing 31 - arm,coresight-etm3x [all …]
|
| H A D | arm,embedded-trace-extension.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 4 --- 5 $id: http://devicetree.org/schemas/arm/arm,embedded-trac [all...] |
| H A D | ete.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only or BSD-2-Clause 4 --- 6 $schema: "http://devicetree.org/meta-schemas/core.yaml#" 11 - Suzuki K Poulose <suzuki.poulose@arm.com> 12 - Mathieu Poirier <mathieu.poirier@linaro.org> 15 Arm Embedded Trace Extension(ETE) is a per CPU trace component that 16 allows tracing the CPU execution. It overlaps with the CoreSight ETMv4 19 components (e.g, TMC-ETR) or other means (e.g, using a per CPU buffer 27 pattern: "^ete([0-9a-f]+)$" 30 - const: arm,embedded-trace-extension [all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/net/ |
| H A D | hisilicon-hns-nic.txt | 4 - compatible: "hisilicon,hns-nic-v1" or "hisilicon,hns-nic-v2". 5 "hisilicon,hns-nic-v1" is for hip05. 6 "hisilicon,hns-nic-v2" is for Hi1610 and Hi1612. 7 - ae-handle: accelerator engine handle for hns, 9 see Documentation/devicetree/bindings/net/hisilicon-hns-dsaf.txt 10 - port-id: is the index of port provided by DSAF (the accelerator). DSAF can 12 are called debug ports. 16 In NIC mode of DSAF, all 6 PHYs are taken as ethernet ports to the CPU. The 17 port-id can be 2 to 7. Here is the diagram: 18 +-----+---------------+ [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm/arm/ |
| H A D | vexpress-v2p-ca15_a7.dts | 1 // SPDX-License-Identifier: GPL-2.0 6 * Cortex-A15_A7 MPCore (V2P-CA15_A7) 8 * HBI-0249A 11 /dts-v1/; 12 #include "vexpress-v2m-rs1.dtsi" 15 model = "V2P-CA15_CA7"; 18 compatible = "arm,vexpress,v2p-ca15_a7", "arm,vexpress"; 19 interrupt-parent = <&gic>; 20 #address-cells = <2>; 21 #size-cells = <2>; [all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/net/dsa/ |
| H A D | ocelot.txt | 5 ----- 9 - VSC9959 (Felix) 10 - VSC9953 (Seville) 13 larger ENETC root complex. As a result, the ethernet-switch node is a sub-node 25 For the external switch ports, depending on board configuration, "phy-mode" and 26 "phy-handle" are populated by board specific device tree instances. Ports 4 and 27 5 are fixed as internal ports in the NXP LS1028A instantiation. 29 The CPU port property ("ethernet") configures the feature called "NPI port" in 30 the Ocelot hardware core. The CPU port in Ocelot is a set of queues, which are 32 By default, in fsl-ls1028a.dtsi, the NPI port is assigned to the internal [all …]
|
| H A D | mt7530.txt | 6 - compatible: may be compatible = "mediatek,mt7530" 9 - #address-cells: Must be 1. 10 - #size-cells: Must be 0. 11 - mediatek,mcm: Boolean; if defined, indicates that either MT7530 is the part 12 on multi-chip module belong to MT7623A has or the remotely standalone 17 - core-supply: Phandle to the regulator node necessary for the core power. 18 - io-supply: Phandle to the regulator node necessary for the I/O power. 19 See Documentation/devicetree/bindings/regulator/mt6323-regulator.txt 24 - reset-gpios: Should be a gpio specifier for a reset line. 28 - resets : Phandle pointing to the system reset controller with [all …]
|
| H A D | dsa.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schema [all...] |
| /freebsd/sys/contrib/device-tree/src/arm64/arm/ |
| H A D | juno-base.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 #include "juno-clocks.dtsi" 3 #include "juno-motherboard.dtsi" 11 compatible = "arm,armv7-timer-mem"; 13 clock-frequency = <50000000>; 14 #address-cells = <1>; 15 #size-cells = <1>; 19 frame-number = <1>; 31 #mbox-cells = <1>; 33 clock-names = "apb_pclk"; [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm64/qcom/ |
| H A D | sm6115.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 6 #include <dt-bindings/clock/qcom,gcc-sm6115.h> 7 #include <dt-bindings/clock/qcom,sm6115-dispcc.h> 8 #include <dt-bindings/clock/qcom,sm6115-gpucc.h> 9 #include <dt-bindings/clock/qcom,rpmcc.h> 10 #include <dt-bindings/dma/qcom-gpi.h> 11 #include <dt-bindings/firmware/qcom,scm.h> 12 #include <dt-bindings/gpio/gpio.h> 13 #include <dt-bindings/interconnect/qcom,rpm-icc.h> 14 #include <dt-bindings/interconnect/qcom,sm6115.h> [all …]
|
| H A D | msm8998.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 4 #include <dt-bindings/interrupt-controller/arm-gic.h> 5 #include <dt-bindings/clock/qcom,gcc-msm8998.h> 6 #include <dt-bindings/clock/qcom,gpucc-msm8998.h> 7 #include <dt-bindings/clock/qcom,mmcc-msm8998.h> 8 #include <dt-bindings/clock/qcom,rpmcc.h> 9 #include <dt-bindings/firmware/qcom,scm.h> 10 #include <dt-bindings/power/qcom-rpmpd.h> 11 #include <dt-bindings/gpio/gpio.h> 14 interrupt-parent = <&intc>; [all …]
|
| H A D | x1e80100.dtsi | 1 // SPDX-License-Identifier: BSD-3-Clause 6 #include <dt-bindings/clock/qcom,rpmh.h> 7 #include <dt-bindings/clock/qcom,sc8280xp-lpasscc.h> 8 #include <dt-bindings/clock/qcom,x1e80100-dispcc.h> 9 #include <dt-bindings/clock/qcom,x1e80100-gcc.h> 10 #include <dt-bindings/clock/qcom,x1e80100-gpucc.h> 11 #include <dt-bindings/clock/qcom,x1e80100-tcsr.h> 12 #include <dt-bindings/dma/qcom-gpi.h> 13 #include <dt-bindings/interconnect/qcom,icc.h> 14 #include <dt-bindings/interconnect/qcom,x1e80100-rpmh.h> [all …]
|
| H A D | sm8250.dtsi | 1 // SPDX-License-Identifier: BSD-3-Clause 6 #include <dt-bindings/interrupt-controller/arm-gic.h> 7 #include <dt-bindings/clock/qcom,dispcc-sm8250.h> 8 #include <dt-bindings/clock/qcom,gcc-sm8250.h> 9 #include <dt-bindings/clock/qcom,gpucc-sm8250.h> 10 #include <dt-bindings/clock/qcom,rpmh.h> 11 #include <dt-bindings/dma/qcom-gpi.h> 12 #include <dt-bindings/gpio/gpio.h> 13 #include <dt-bindings/interconnect/qcom,osm-l3.h> 14 #include <dt-bindings/interconnect/qcom,sm8250.h> [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm/xilinx/ |
| H A D | zynq-7000.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Copyright (C) 2011 - 2014 Xilinx 7 #address-cells = <1>; 8 #size-cells = <1>; 9 compatible = "xlnx,zynq-7000"; 12 #address-cells = <1>; 13 #size-cells = <0>; 15 cpu0: cpu@0 { 16 compatible = "arm,cortex-a9"; 17 device_type = "cpu"; [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm/qcom/ |
| H A D | qcom-apq8064.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/clock/qcom,gcc-msm8960.h> 5 #include <dt-bindings/clock/qcom,lcc-msm8960.h> 6 #include <dt-bindings/reset/qcom,gcc-msm8960.h> 7 #include <dt-bindings/clock/qcom,mmcc-msm8960.h> 8 #include <dt-bindings/clock/qcom,rpmcc.h> 9 #include <dt-bindings/soc/qcom,gsbi.h> 10 #include <dt-bindings/interrupt-controller/irq.h> 11 #include <dt-bindings/interrupt-controller/arm-gic.h> [all …]
|
| /freebsd/release/scripts/ |
| H A D | box.ovf | 2 …-US" xmlns="http://schemas.dmtf.org/ovf/envelope/1" xmlns:ovf="http://schemas.dmtf.org/ovf/envelop… 8 …rfaces/specifications/vmdk.html#streamOptimized" vbox:uuid="e349f8b6-c400-4e7a-9825-598becab2f94"/> 29 <vssd:VirtualSystemType>virtualbox-2.2</vssd:VirtualSystemType> 32 <rasd:Caption>1 virtual CPU</rasd:Caption> 34 <rasd:ElementName>1 virtual CPU</rasd:ElementName> 86 …"1.12-macosx" uuid="{8b837be7-fa96-48fc-b119-e90cfa144456}" name="freebsd" OSType="FreeBSD_64" sna… 93 <CPU count="1" hotplug="false"> 101 </CPU> 128 <DNS pass-domain="true" use-proxy="false" use-host-resolver="false"/> 129 <Alias logging="false" proxy-only="false" use-same-ports="false"/> [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm64/nvidia/ |
| H A D | tegra210-p3450-0000.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/input/gpio-keys.h> 5 #include <dt-bindings/input/linux-event-codes.h> 6 #include <dt-binding [all...] |