Searched full:clk_top_apll2_div0 (Results 1 – 6 of 6) sorted by relevance
| /linux/Documentation/devicetree/bindings/sound/ |
| H A D | mediatek,mt8173-afe-pcm.yaml | 81 <&topckgen CLK_TOP_APLL2_DIV0>,
|
| /linux/include/dt-bindings/clock/ |
| H A D | mediatek,mt6795-clk.h | 132 #define CLK_TOP_APLL2_DIV0 121 macro
|
| H A D | mt8173-clk.h | 137 #define CLK_TOP_APLL2_DIV0 127 macro
|
| /linux/drivers/clk/mediatek/ |
| H A D | clk-mt6795-topckgen.c | 518 DIV_GATE(CLK_TOP_APLL2_DIV0, "apll2_div0", "aud_2_sel", 0x12c, 16, 0x120, 4, 28),
|
| H A D | clk-mt8173-topckgen.c | 613 DIV_GATE(CLK_TOP_APLL2_DIV0, "apll2_div0", "aud_2_sel", 0x12c, 16, 0x120, 4, 28),
|
| /linux/arch/arm64/boot/dts/mediatek/ |
| H A D | mt8173.dtsi | 878 <&topckgen CLK_TOP_APLL2_DIV0>,
|