Home
last modified time | relevance | path

Searched +full:bwadj +full:- +full:- +full:- (Results 1 – 4 of 4) sorted by relevance

/freebsd/sys/contrib/device-tree/Bindings/clock/
H A Dbaikal,bt1-ccu-pll.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
4 ---
5 $id: http://devicetree.org/schemas/clock/baikal,bt1-cc
[all...]
/freebsd/sys/dev/clk/rockchip/
H A Drk_clk_pll.h1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
41 uint32_t bwadj; member
H A Drk_clk_pll.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
79 if ((sc->flags & RK_CLK_PLL_HAVE_GATE) == 0) in rk_clk_pll_set_gate()
84 val |= 1 << sc->gate_shift; in rk_clk_pll_set_gate()
85 dprintf("sc->gate_shift: %x\n", sc->gate_shift); in rk_clk_pll_set_gate()
86 val |= (1 << sc->gate_shift) << RK_CLK_PLL_MASK_SHIFT; in rk_clk_pll_set_gate()
87 dprintf("Write: gate_offset=%x, val=%x\n", sc->gate_offset, val); in rk_clk_pll_set_gate()
89 WRITE4(clk, sc->gate_offset, val); in rk_clk_pll_set_gate()
128 READ4(clk, sc->mode_reg, &reg); in rk3066_clk_pll_init()
131 reg = (reg >> sc->mode_shift) & RK3066_CLK_PLL_MODE_MASK; in rk3066_clk_pll_init()
[all …]
H A Drk3288_cru.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
49 #include <dt-bindings/clock/rk3288-cru.h>
142 /* 6 - Not in TRM, sclk_hsicphy480m in Linux */
151 /* 15 - Test clock generator */
213 /* 8 - Not in TRM - hclk_hsic in Linux */
225 /* 11 - 9 27m_tsp, hsadc_1_tsp, hsadc_1_tsp */
293 /* 9 - Not in TRM - hsicphy12m_xin12m in Linux */
328 /* 4 - aclk_lcdc_iep */
368 .bwadj = _ba, \
[all …]