/linux/arch/arm64/crypto/ |
H A D | sm4-ce-asm.h | 28 #define SM4_CRYPT_BLK2_BE(b0, b1) \ argument 30 sm4e b1.4s, v24.4s; \ 32 sm4e b1.4s, v25.4s; \ 34 sm4e b1.4s, v26.4s; \ 36 sm4e b1.4s, v27.4s; \ 38 sm4e b1.4s, v28.4s; \ 40 sm4e b1.4s, v29.4s; \ 42 sm4e b1.4s, v30.4s; \ 44 sm4e b1.4s, v31.4s; \ 46 rev64 b1.4s, b1.4s; \ [all …]
|
H A D | aes-neonbs-core.S | 26 .macro in_bs_ch, b0, b1, b2, b3, b4, b5, b6, b7 27 eor \b2, \b2, \b1 38 eor \b3, \b3, \b1 39 eor \b1, \b1, \b5 42 .macro out_bs_ch, b0, b1, b2, b3, b4, b5, b6, b7 44 eor \b1, \b1, \b4 47 eor \b6, \b6, \b1 48 eor \b1, \b1, \b5 56 .macro inv_in_bs_ch, b6, b1, b2, b4, b7, b0, b3, b5 57 eor \b1, \b1, \b7 [all …]
|
H A D | sm4-neon-core.S | 131 #define SM4_CRYPT_BLK4_BE(b0, b1, b2, b3) \ argument 137 ROUND4(0, b0, b1, b2, b3); \ 138 ROUND4(1, b1, b2, b3, b0); \ 139 ROUND4(2, b2, b3, b0, b1); \ 140 ROUND4(3, b3, b0, b1, b2); \ 145 rev32 b1.16b, b1.16b; \ 149 rotate_clockwise_4x4(b0, b1, b2, b3); \ 154 #define SM4_CRYPT_BLK4(b0, b1, b2, b3) \ argument 156 rev32 b1.16b, b1.16b; \ 159 SM4_CRYPT_BLK4_BE(b0, b1, b2, b3); [all …]
|
H A D | ghash-ce-core.S | 99 .macro __pmull_p8_tail, rq, ad, bd, nb, t, b1, b2, b3, b4 101 pmull\t t4.8h, \ad, \b1\().\nb // E = A*B1 269 pmull2 XH2.1q, SHASH.2d, IN1.2d // a1 * b1 271 pmull XM2.1q, SHASH2.1d, TT4.1d // (a1 + a0)(b1 + b0) 274 pmull2 XH3.1q, HH.2d, XL3.2d // a1 * b1 276 pmull2 XM3.1q, SHASH2.2d, TT3.2d // (a1 + a0)(b1 + b0) 284 pmull2 XH3.1q, HH3.2d, IN1.2d // a1 * b1 286 pmull XM3.1q, HH34.1d, T2.1d // (a1 + a0)(b1 + b0) 297 pmull2 XH.1q, HH4.2d, XL.2d // a1 * b1 300 pmull2 XM.1q, HH34.2d, T1.2d // (a1 + a0)(b1 + b0) [all …]
|
/linux/tools/testing/selftests/hid/tests/ |
H A D | test_multitouch.py | 278 global_data.b1 = 1 if self.clickpad_state else 0 492 …b1 02 c0 05 0d 09 0e a1 01 85 04 09 23 a1 02 15 00 25 02 75 08 95 02 09 52 09 53 b1 02 c0 c0 05 0d… 1112 …b1 02 c0 c0 09 04 a1 01 85 10 09 22 a1 02 09 42 15 00 25 01 75 01 95 01 81 02 09 32 81 02 09 47 81… 1123 …b1 02 c0 c0 09 04 a1 01 85 13 05 0d 09 22 a1 02 09 42 15 00 25 01 75 01 95 01 81 02 09 32 81 02 09… 1134 …1 01 81 02 46 00 00 c0 05 0d 09 54 75 08 95 01 81 02 05 0d 85 02 09 55 25 02 75 08 95 01 b1 02 c0", 1171 …5 02 81 02 85 08 09 55 b1 02 c0 09 0e a1 01 85 07 09 22 a1 00 09 52 25 0a b1 02 c0 05 0c 09 01 a1 … 1181 …1 01 81 02 46 00 00 c0 05 0d 09 54 75 08 95 01 81 02 05 0d 85 02 09 55 25 02 75 08 95 01 b1 02 c0", 1190 …6 0a 26 ff 0f 09 30 81 02 46 b2 05 26 ff 0f 09 31 81 02 05 0d 75 08 85 02 09 55 25 10 b1 02 c0 c0", 1199 …ec 01 09 31 81 02 c0 05 0d 09 54 95 01 75 08 15 00 25 02 81 02 85 02 09 55 b1 02 c0 06 00 ff 09 01… 1208 …9 02 81 02 46 00 00 c0 05 0d 09 54 75 08 95 01 81 02 05 0d 85 02 09 55 25 02 75 08 95 01 b1 02 c0", [all …]
|
H A D | test_tablet.py | 1302 …b1 02 c0 c0 05 01 09 01 a1 01 85 01 09 01 a1 00 05 09 19 01 29 02 15 00 25 01 95 02 75 01 81 02 95… 1310 …b1 02 c0 c0 05 01 09 01 a1 01 85 01 09 01 a1 00 05 09 19 01 29 02 15 00 25 01 95 02 75 01 81 02 95… 1318 …b1 02 c0 c0 05 01 09 01 a1 01 85 01 09 01 a1 00 05 09 19 01 29 02 15 00 25 01 95 02 75 01 81 02 95… 1326 …b1 02 c0 c0 05 01 09 01 a1 01 85 01 09 01 a1 00 05 09 19 01 29 02 15 00 25 01 95 02 75 01 81 02 95… 1334 …b1 02 c0 c0 05 01 09 01 a1 01 85 01 09 01 a1 00 05 09 19 01 29 02 15 00 25 01 95 02 75 01 81 02 95… 1342 …b1 02 c0 c0 05 01 09 01 a1 01 85 01 09 01 a1 00 05 09 19 01 29 02 15 00 25 01 95 02 75 01 81 02 95… 1350 …b1 02 c0 05 0d 09 0e a1 01 85 02 09 52 09 53 15 00 26 ff 00 75 08 95 02 b1 02 c0 05 0d 09 02 a1 01… 1358 …1 75 08 25 02 81 02 85 02 09 55 25 02 b1 02 c0 09 0e a1 01 85 03 09 23 a1 02 09 52 09 53 15 00 25 … 1367 …1 75 08 25 02 81 02 85 02 09 55 25 06 b1 02 c0 09 0e a1 01 85 03 09 23 a1 02 09 52 09 53 15 00 25 … 1376 …1 75 08 25 02 81 02 85 02 09 55 25 06 b1 02 c0 09 0e a1 01 85 03 09 23 a1 02 09 52 09 53 15 00 25 … [all …]
|
/linux/Documentation/arch/arm64/ |
H A D | elf_hwcaps.rst | 174 Functionality implied by ID_AA64PFR1_EL1.GCS == 0b1, as 256 Functionality implied by ID_AA64SMFR0_EL1.F64F64 == 0b1. 262 Functionality implied by ID_AA64SMFR0_EL1.F16F32 == 0b1. 265 Functionality implied by ID_AA64SMFR0_EL1.B16F32 == 0b1. 268 Functionality implied by ID_AA64SMFR0_EL1.F32F32 == 0b1. 271 Functionality implied by ID_AA64SMFR0_EL1.FA64 == 0b1. 301 Functionality implied by ID_AA64SMFR0_EL1.BI32I32 == 0b1 304 Functionality implied by ID_AA64SMFR0_EL1.B16B16 == 0b1 307 Functionality implied by ID_AA64SMFR0_EL1.F16F16 == 0b1 334 Functionality implied by ID_AA64FPFR0_EL1.F8CVT == 0b1. [all …]
|
/linux/arch/s390/crypto/ |
H A D | chacha-s390.S | 446 #define B1 %v5 macro 497 VLR B1,K1 527 VAF A1,A1,B1 552 VX B1,B1,C1 558 VERLLF B1,B1,12 565 VAF A1,A1,B1 590 VX B1,B1,C1 596 VERLLF B1,B1,7 609 VSLDB B1,B1,B1,4 622 VAF A1,A1,B1 [all …]
|
/linux/tools/testing/selftests/cgroup/ |
H A D | test_cpuset_prs.sh | 105 rmdir A1/A2/A3 A1/A2 A1 B1 > /dev/null 2>&1 177 # +- B1 196 # old-A1 old-A2 old-A3 old-B1 new-A1 new-A2 new-A3 new-B1 fail ECPUs Pstate ISOLCPUS 209 " C0-1 . . C2-3:P1 . . . C4-5 0 B1:4-5" 215 "C2-3:P1:S+ C3:P1 . . C3 . . C0-2 0 A1:,B1:0-2 A1:P1,A2:P1" 219 " C0-1 . . C2-3 S+ C4-5 . O2=0 0 A1:0-1,B1:3" 244 # old-A1 old-A2 old-A3 old-B1 new-A1 new-A2 new-A3 new-B1 fail ECPUs Pstate ISOLCPUS 254 …1-3:S+ C2-3 C2-3 . . . P2 0 A1:0-3,A2:1-3,A3:2-3,B1:2-3 A1:P0,A3:P0,B1:P-2" 255 " C0-3:S+ C1-3:S+ C2-3 C4-5 . . . P2 0 B1:4-5 B1:P2 4-5" 256 " C0-3:S+ C1-3:S+ C2-3 C4 X2-3 X2-3 X2-3:P2 P2 0 A3:2-3,B1:4 A3:P2,B1:P2 2-4" [all …]
|
/linux/arch/arm/crypto/ |
H A D | aes-neonbs-core.S | 80 .macro in_bs_ch, b0, b1, b2, b3, b4, b5, b6, b7 81 veor \b2, \b2, \b1 92 veor \b3, \b3, \b1 93 veor \b1, \b1, \b5 96 .macro out_bs_ch, b0, b1, b2, b3, b4, b5, b6, b7 98 veor \b1, \b1, \b4 101 veor \b6, \b6, \b1 102 veor \b1, \b1, \b5 110 .macro inv_in_bs_ch, b6, b1, b2, b4, b7, b0, b3, b5 111 veor \b1, \b1, \b7 [all …]
|
H A D | ghash-ce-core.S | 96 .macro __pmull_p64, rd, rn, rm, b1, b2, b3, b4 110 .macro __pmull_p8, rq, ad, bd, b1=t4l, b2=t3l, b3=t4l, b4=t3l argument 112 .ifc \b1, t4l 113 vext.8 t4l, \bd, \bd, #1 @ B1 117 vmull.p8 t4q, \ad, \b1 @ E = A*B1 245 vmull.p64 XH, HH4_H, XL_H // a1 * b1 248 vmull.p64 XM, HH34_H, XL2_H // (a1 + a0)(b1 + b0) 250 vmull.p64 XH2, HH3_H, XM2_L // a1 * b1 253 vmull.p64 XM2, HH34_L, XM2_L // (a1 + a0)(b1 + b0) 259 vmull.p64 XH2, HH_H, T3_L // a1 * b1 [all …]
|
/linux/arch/powerpc/kernel/vdso/ |
H A D | vgetrandom-chacha.S | 52 .macro quarterround4 a1 b1 c1 d1 a2 b2 c2 d2 a3 b3 c3 d3 a4 b4 c4 d4 53 add \a1, \a1, \b1 69 xor \b1, \b1, \c1 73 rotlwi \b1, \b1, 12 77 add \a1, \a1, \b1 93 xor \b1, \b1, \c1 97 rotlwi \b1, \b1, 7 103 #define QUARTERROUND4(a1,b1,c1,d1,a2,b2,c2,d2,a3,b3,c3,d3,a4,b4,c4,d4) \ argument 104 quarterround4 state##a1 state##b1 state##c1 state##d1 \
|
/linux/crypto/ |
H A D | xor.c | 83 do_xor_speed(struct xor_block_template *tmpl, void *b1, void *b2) in do_xor_speed() argument 101 tmpl->do_2(BENCH_SIZE, b1, b2); in do_xor_speed() 118 void *b1, *b2; in calibrate_xor_blocks() local 130 b1 = (void *) __get_free_pages(GFP_KERNEL, 2); in calibrate_xor_blocks() 131 if (!b1) { in calibrate_xor_blocks() 135 b2 = b1 + 2*PAGE_SIZE + BENCH_SIZE; in calibrate_xor_blocks() 142 #define xor_speed(templ) do_xor_speed((templ), b1, b2) in calibrate_xor_blocks() 157 free_pages((unsigned long)b1, 2); in calibrate_xor_blocks()
|
/linux/drivers/crypto/nx/ |
H A D | nx-aes-ccm.c | 164 u8 tmp[16], *b1 = NULL, *b0 = NULL, *result = NULL; in generate_pat() local 189 * operation on 2 AES blocks, B0 (stored in the csbcpb) and B1, in generate_pat() 192 b1 = nx_ctx->priv.ccm.iauth_tag; in generate_pat() 196 * B1 differently and feed in the associated data to a CCA in generate_pat() 199 b1 = nx_ctx->csbcpb_aead->cpb.aes_cca.b1; in generate_pat() 203 b1 = nx_ctx->csbcpb_aead->cpb.aes_cca.b1; in generate_pat() 212 /* generate B1: in generate_pat() 216 if (b1) { in generate_pat() 217 memset(b1, 0, 16); in generate_pat() 219 *(u16 *)b1 = assoclen; in generate_pat() [all …]
|
/linux/include/media/ |
H A D | v4l2-h264.h | 26 * ordered P/B0/B1 lists 29 * This object stores the context of the P/B0/B1 reference list builder. 55 * v4l2_h264_build_b_ref_lists() - Build the B0/B1 reference lists 60 * @b1_reflist: 32 sized array used to store the B1 reference list. Each entry 63 * This functions builds the B0/B1 reference lists. This procedure is described 66 * need to pass B0/B1 reference lists to the hardware.
|
/linux/drivers/isdn/mISDN/ |
H A D | dsp_biquad.h | 19 int32_t b1; member 27 int32_t gain, int32_t a1, int32_t a2, int32_t b1, int32_t b2) in biquad2_init() argument 32 bq->b1 = b1; in biquad2_init() 45 y = z0 + bq->z1 * bq->b1 + bq->z2 * bq->b2; in biquad2()
|
/linux/drivers/media/dvb-frontends/ |
H A D | lgdt3306a.c | 1867 0x0000, /* SOFTRSTB 1'b1 1'b1 1'b1 ADCPDB 1'b1 PLLPDB GBBPDB 11111111 */ 1868 0x0001, /* 1'b1 1'b1 1'b0 1'b0 AUTORPTRS */ 1877 0x000a, /* DAFTEN 1'b1 x x SCSYSLOCK */ 1885 0x0013, /* AGCRFFIXB AGCIFFIXB AGCLOCKDETRNGSEL[1:0] 1'b1 1'b0 1'b0 1'b0 11101000 */ 1892 0x001c, /* 1'b1 PFEN MFEN AICCVSYNC */ 1893 0x001d, /* 1'b0 1'b1 1'b0 1'b1 AICCVSYNC */ 1894 0x001e, /* AICCALPHA[3:0] 1'b1 1'b0 1'b1 1'b0 01111010 */ 1913 0x0031, /* 1'b0 1'b1 1'b0 1'b0 x DAGC1STER */ 1921 0x003d, /* 1'b1 SAMGEARS */ 1924 0x0044, /* 1'b1 CRGEARSHE */ [all …]
|
/linux/arch/arm/nwfpe/ |
H A D | softfloat-macros | 339 value formed by concatenating `b0' and `b1'. Addition is modulo 2^128, so 346 bits64 a0, bits64 a1, bits64 b0, bits64 b1, bits64 *z0Ptr, bits64 *z1Ptr ) 350 z1 = a1 + b1; 359 192-bit value formed by concatenating `b0', `b1', and `b2'. Addition is 371 bits64 b1, 383 z1 = a1 + b1; 397 Subtracts the 128-bit value formed by concatenating `b0' and `b1' from the 406 bits64 a0, bits64 a1, bits64 b0, bits64 b1, bits64 *z0Ptr, bits64 *z1Ptr ) 409 *z1Ptr = a1 - b1; 410 *z0Ptr = a0 - b0 - ( a1 < b1 ); [all …]
|
/linux/arch/arm/include/asm/ |
H A D | xor.h | 26 : "=r" (src), "=r" (b1), "=r" (b2) \ 28 __XOR(a1, b1); __XOR(a2, b2); 32 : "=r" (src), "=r" (b1), "=r" (b2), "=r" (b3), "=r" (b4) \ 34 __XOR(a1, b1); __XOR(a2, b2); __XOR(a3, b3); __XOR(a4, b4) 55 register unsigned int b1 __asm__("r8"); in xor_arm4regs_2() 77 register unsigned int b1 __asm__("r8"); in xor_arm4regs_3() 99 register unsigned int b1 __asm__("ip"); in xor_arm4regs_4() 121 register unsigned int b1 __asm__("ip"); in xor_arm4regs_5()
|
/linux/Documentation/userspace-api/media/v4l/ |
H A D | pixfmt-sdr-pcu16be.rst | 32 - Byte B1 37 - I'\ :sub:`0[5:0]; B1[1:0]=pad` 42 - I'\ :sub:`1[5:0]; B1[1:0]=pad` 48 - Q'\ :sub:`0[5:0]; B1[1:0]=pad` 53 - Q'\ :sub:`1[5:0]; B1[1:0]=pad`
|
/linux/arch/riscv/crypto/ |
H A D | chacha-riscv64-zvkb.S | 76 .macro chacha_round a0, b0, c0, d0, a1, b1, c1, d1, \ 80 vadd.vv \a1, \a1, \b1 98 vxor.vv \b1, \b1, \c1 102 vror.vi \b1, \b1, 32 - 12 108 vadd.vv \a1, \a1, \b1 126 vxor.vv \b1, \b1, \c1 130 vror.vi \b1, \b1, 32 - 7
|
/linux/include/linux/usb/ |
H A D | r8a66597.h | 144 #define LNST 0x0003 /* b1-0: D+, D- line status */ 160 #define RHST 0x0007 /* b1-0: Reset handshake status */ 184 #define INTA 0x0001 /* b1: USB INT-pin active */ 248 #define BRDY1 0x0002 /* b1: PIPE1 */ 249 #define BRDY0 0x0001 /* b1: PIPE0 */ 260 #define NRDY1 0x0002 /* b1: PIPE1 */ 261 #define NRDY0 0x0001 /* b1: PIPE0 */ 272 #define BEMP1 0x0002 /* b1: PIPE1 */ 350 #define PID 0x0003 /* b1-0: Response PID */ 395 #define PID 0x0003 /* b1-0: Response PID */ [all …]
|
/linux/fs/f2fs/ |
H A D | hash.c | 28 __u32 b0 = buf[0], b1 = buf[1]; in TEA_transform() local 34 b0 += ((b1 << 4)+a) ^ (b1+sum) ^ ((b1 >> 5)+b); in TEA_transform() 35 b1 += ((b0 << 4)+c) ^ (b0+sum) ^ ((b0 >> 5)+d); in TEA_transform() 39 buf[1] += b1; in TEA_transform()
|
/linux/include/linux/soc/pxa/ |
H A D | cpu.h | 19 * PXA210 B1 0x69052923 0x3926C013 26 * PXA250 B1 0x69052903 0x39264013 38 * PXA27x B1 0x69054113 0x39265013 47 * PXA32x B1 0x69056825 0x5E642013 51 * PXA930 B1 0x69056837 0x7E643013 56 * PXA935 B1 0x56056938 0x8E653013
|
/linux/drivers/atm/ |
H A D | fore200e.h | 71 #define BITFIELD2(b1, b2) b1; b2; argument 72 #define BITFIELD3(b1, b2, b3) b1; b2; b3; argument 73 #define BITFIELD4(b1, b2, b3, b4) b1; b2; b3; b4; argument 74 #define BITFIELD5(b1, b2, b3, b4, b5) b1; b2; b3; b4; b5; argument 75 #define BITFIELD6(b1, b2, b3, b4, b5, b6) b1; b2; b3; b4; b5; b6; argument 77 #define BITFIELD2(b1, b2) b2; b1; argument 78 #define BITFIELD3(b1, b2, b3) b3; b2; b1; argument 79 #define BITFIELD4(b1, b2, b3, b4) b4; b3; b2; b1; argument 80 #define BITFIELD5(b1, b2, b3, b4, b5) b5; b4; b3; b2; b1; argument 81 #define BITFIELD6(b1, b2, b3, b4, b5, b6) b6; b5; b4; b3; b2; b1; argument
|