Home
last modified time | relevance | path

Searched full:arc (Results 1 – 25 of 294) sorted by relevance

12345678910>>...12

/linux/Documentation/arch/arc/
H A Darc.rst3 Linux kernel for ARC processors
10 ARC processors and relevant open source projects.
12 - `<https://embarc.org>`_ - Community portal for open source on ARC.
16 - `<https://github.com/foss-for-synopsys-dwc-arc-processors>`_ -
18 ARC processors. Some of the projects are forks of various upstream projects,
21 as open source for use on ARC Processors.
23 - `Official Synopsys ARC Processors website
26 Manual, AKA PRM for ARC HS processors
27 <https://www.synopsys.com/dw/doc.php/ds/cc/programmers-reference-manual-ARC-HS.pdf>`_)
34 Important note on ARC processors configurability
[all …]
/linux/rust/kernel/list/
H A Darc.rs5 //! A wrapper around `Arc` for linked lists.
9 use crate::sync::{Arc, ArcBorrow, UniqueArc};
58 /// Attempts to convert an `Arc<Self>` into an `ListArc<Self>`. Returns `true` if the
131 /// A wrapper around [`Arc`] that's guaranteed unique for the given id.
142 /// creation of new `ListArc` references from an [`Arc`] reference. Whatever strategy is used, the
152 /// While this `ListArc` is unique for the given id, there still might exist normal `Arc`
167 arc: Arc<T>, field
181 // what we do for `Arc`.
222 let arc = Arc::from(unique); in from() localVariable
223 // SAFETY: We just called `on_create_list_arc_from_unique` on an arc without a `ListArc`, in from()
[all …]
/linux/drivers/accel/habanalabs/include/gaudi2/arc/
H A Dgaudi2_arc_common_packets.h15 /* Dcore1 MME Engine ARC instance used as scheduler */
17 /* Dcore3 MME Engine ARC instance used as scheduler */
107 * ARC Address: 0x1000_0000
114 * ARC Address: 0x2000_0000
121 * ARC Address: 0x3000_0000
129 * ARC Address: 0x4000_0000
137 * ARC Address: 0x5000_0000
145 * ARC Address: 0x6000_0000
153 * ARC Address: 0x7000_0000
159 * ARC Address: 0x8000_0000
[all …]
/linux/Documentation/devicetree/bindings/remoteproc/
H A Damlogic,meson-mx-ao-arc.yaml4 $id: http://devicetree.org/schemas/remoteproc/amlogic,meson-mx-ao-arc.yaml#
7 title: Amlogic Meson AO ARC Remote Processor
10 Amlogic Meson6, Meson8, Meson8b and Meson8m2 SoCs embed an ARC core
12 system suspend. Meson6 and older use a ARC core based on the ARCv1
13 ISA, while Meson8, Meson8b and Meson8m2 use an ARC EM4 (ARCv2 ISA)
23 - amlogic,meson8-ao-arc
24 - amlogic,meson8b-ao-arc
25 - const: amlogic,meson-mx-ao-arc
54 the ARC core. The region should be defined as child nodes of the
78 compatible = "amlogic,meson8-ao-arc", "amlogic,meson-mx-ao-arc";
/linux/arch/arc/
H A DKconfig6 config ARC config
86 menu "ARC Architecture Configuration"
88 menu "ARC Platform/SoC/Board"
90 source "arch/arc/plat-tb10x/Kconfig"
91 source "arch/arc/plat-axs10x/Kconfig"
92 source "arch/arc/plat-hsdk/Kconfig"
97 prompt "ARC Instruction Set"
104 The original ARC ISA of ARC600/700 cores
107 bool "ARC ISA v2"
110 ISA for the Next Generation ARC-HS cores
[all …]
H A DMakefile9 CROSS_COMPILE := $(call cc-cross-prefix, arc-linux- arceb-linux- arc-linux-gnu-)
37 LINUXINCLUDE += -include $(srctree)/arch/arc/include/asm/current.h
85 core-y += arch/arc/plat-sim/
86 core-$(CONFIG_ARC_PLAT_TB10X) += arch/arc/plat-tb10x/
87 core-$(CONFIG_ARC_PLAT_AXS10X) += arch/arc/plat-axs10x/
88 core-$(CONFIG_ARC_SOC_HSDK) += arch/arc/plat-hsdk/
90 libs-y += arch/arc/lib/ $(LIBGCC)
92 boot := arch/arc/boot
/linux/Documentation/devicetree/bindings/timer/
H A Dsnps,arc-timer.yaml4 $id: http://devicetree.org/schemas/snps,arc-timer.yaml#
7 title: Synopsys ARC Local Timer
13 Synopsys ARC Local Timer with Interrupt Capabilities
15 - Found on all ARC CPUs (ARC700/ARCHS)
17 - Two identical copies TIMER0 and TIMER1 exist in ARC cores and historically
18 TIMER0 used as clockevent provider (true for all ARC cores)
19 TIMER1 used for clocksource (mandatory for ARC700, optional for ARC HS)
23 const: snps,arc-timer
42 compatible = "snps,arc-timer";
/linux/samples/rust/
H A Drust_print_main.rs22 let a = Arc::new(1, GFP_KERNEL)?; in arc_print()
31 let a: Arc<&str> = b.into(); in arc_print()
38 // `Arc` can be used to delegate dynamic dispatch and the following is an example. in arc_print()
40 // behaviour, contract or protocol on both `i32` and `&str` into a single `Arc` of in arc_print()
41 // type `Arc<dyn Display>`. in arc_print()
44 fn arc_dyn_print(arc: &Arc<dyn Display>) { in arc_print()
45 pr_info!("Arc<dyn Display> says {arc}"); in arc_print()
48 let a_i32_display: Arc<dyn Display> = Arc::new(42i32, GFP_KERNEL)?; in arc_print()
49 let a_str_display: Arc<dyn Display> = a.clone(); in arc_print()
/linux/Documentation/devicetree/bindings/serial/
H A Dsnps,arc-uart.yaml4 $id: http://devicetree.org/schemas/serial/snps,arc-uart.yaml#
7 title: Synopsys ARC UART
13 Synopsys ARC UART is a non-standard UART used in some of the ARC FPGA boards.
20 const: snps,arc-uart
46 compatible = "snps,arc-uart";
/linux/rust/pin-init/src/
H A Dalloc.rs4 use alloc::{boxed::Box, sync::Arc};
9 use std::sync::Arc;
98 impl<T> InPlaceInit<T> for Arc<T> { implementation
104 let mut this = try_new_uninit!(Arc); in try_pin_init()
105 let Some(slot) = Arc::get_mut(&mut this) else { in try_pin_init()
106 // SAFETY: the Arc has just been created and has no external references in try_pin_init()
113 // SAFETY: All fields have been initialized and this is the only `Arc` to that data. in try_pin_init()
122 let mut this = try_new_uninit!(Arc); in try_init()
123 let Some(slot) = Arc::get_mut(&mut this) else { in try_init()
124 // SAFETY: the Arc has just been created and has no external references in try_init()
/linux/arch/arc/plat-axs10x/
H A DKconfig7 bool "Synopsys ARC AXS10x Software Development Platforms"
17 Support for the ARC AXS10x Software Development Platforms.
27 bool "AXS101 with AXC001 CPU Card (ARC 770D/EM6/AS221)"
29 This adds support for the 770D/EM6/AS221 CPU Card. Only the ARC
37 bool "AXS103 with AXC003 CPU Card (ARC HS38x)"
/linux/arch/arc/include/uapi/asm/
H A Dswab.h14 * -Hardware assisted single cycle bswap (Use Case of ARC custom instrn)
37 /* Several ways of Endian-Swap Emulation for ARC
39 * 1: ARC optimised "C"
40 * 2: ARC Custom instruction
50 * This generates 9 instructions on ARC (excluding the ld/st)
66 * (2) At the same time it takes advantage of ARC ISA (rotate intrns)
/linux/drivers/net/ethernet/arc/
H A DKconfig3 # ARC EMAC network device configuration
7 bool "ARC devices"
14 the questions about ARC cards. If you say Y, you will be asked for
21 depends on ARC || ARCH_ROCKCHIP || COMPILE_TEST
H A Demac.h5 * Registers and bits definitions of ARC EMAC
52 /* ARC EMAC register set combines entries for MAC and MDIO */
167 * @priv: Pointer to ARC EMAC private data structure.
178 * @priv: Pointer to ARC EMAC private data structure.
190 * @priv: Pointer to ARC EMAC private data structure.
206 * @priv: Pointer to ARC EMAC private data structure.
/linux/arch/sparc/include/asm/
H A Dmdesc.h43 /* MD arc iteration, the standard sequence is:
45 * unsigned long arc;
46 * mdesc_for_each_arc(arc, handle, node, MDESC_ARC_TYPE_{FWD,BACK}) {
47 * unsigned long target = mdesc_arc_target(handle, arc);
62 u64 mdesc_arc_target(struct mdesc_handle *hp, u64 arc);
/linux/drivers/clocksource/
H A Darc_timer.c26 #include <soc/arc/timers.h>
27 #include <soc/arc/mcip.h>
66 * an instance PER ARC CORE (not per cluster), and there are dedicated in arc_read_gfrc()
75 * defined in arch/arc/kernel/mcip.c in arc_read_gfrc()
207 .name = "ARC Timer1",
270 .name = "ARC Timer0",
349 "clockevents/arc/timer:starting", in arc_clockevent_setup()
373 TIMER_OF_DECLARE(arc_clkevt, "snps,arc-timer", arc_of_timer_init);
/linux/rust/kernel/sync/
H A Dcompletion.rs19 /// use kernel::sync::{Arc, Completion};
35 /// fn new() -> Result<Arc<Self>> {
36 /// let this = Arc::pin_init(pin_init!(MyTask {
54 /// type Pointer = Arc<MyTask>;
56 /// fn run(this: Arc<MyTask>) {
/linux/Documentation/devicetree/bindings/arc/
H A Dhsdk.txt1 Synopsys DesignWare ARC HS Development Kit Device Tree Bindings
4 ARC HSDK Board with quad-core ARC HS38x4 in silicon.
H A Dsnps,archs-pct.yaml4 $id: http://devicetree.org/schemas/arc/snps,archs-pct.yaml#
7 title: ARC HS Performance Counters
13 The ARC HS can be configured with a pipeline performance monitor for counting
/linux/arch/arm64/boot/dts/rockchip/
H A Drk3566-anbernic-rg-arc-s.dts8 #include "rk3566-anbernic-rg-arc.dtsi"
11 model = "Anbernic RG ARC-S";
12 compatible = "anbernic,rg-arc-s", "rockchip,rk3566";
/linux/drivers/video/fbdev/
H A Darcfb.c2 * linux/drivers/video/arcfb.c -- FB driver for Arc monochrome LCD board
12 * This driver was written to be used with the Arc LCD board. Arc uses a
228 if (!(ctl2status & KS_INTACK)) /* not arc generated interrupt */ in arcfb_interrupt()
377 /* illegal to wait on arc if no irq will occur */ in arcfb_ioctl()
381 /* wait until the Arc has generated an interrupt in arcfb_ioctl()
461 /* We need a flat backing store for the Arc's in arcfb_probe()
504 fb_info(info, "Arc frame buffer device, using %dK of video memory\n", in arcfb_probe()
596 MODULE_PARM_DESC(arcfb_enable, "Enable communication with Arc board");
606 MODULE_PARM_DESC(tuhold, "Time to hold between strobing data to Arc board");
608 MODULE_PARM_DESC(irq, "IRQ for the Arc board");
[all …]
/linux/Documentation/devicetree/bindings/display/
H A Dsnps,arcpgu.txt1 ARC PGU
4 by Synopsys. The ARC PGU is an RGB streamer that reads the data from a
12 - clock-names: A list of clock names. For ARC PGU it should contain:
/linux/drivers/android/binder/
H A Dtransaction.rs10 sync::{Arc, SpinLock},
32 pub(crate) from: Arc<Thread>,
33 pub(crate) to: Arc<Process>,
56 from: &Arc<Thread>, in new()
116 from: &Arc<Thread>, in new_reply()
117 to: Arc<Process>, in new_reply()
179 (Some(from_parent), Some(next)) => Arc::ptr_eq(from_parent, next), in is_stacked_on()
192 fn find_target_thread(&self) -> Option<Arc<Thread>> { in find_target_thread()
195 if Arc::ptr_eq(&transaction.from.process, &self.to) { in find_target_thread()
320 (Some(tn1), Some(tn2)) => Arc::ptr_eq(tn1, tn2), in can_replace()
/linux/arch/arc/boot/dts/
H A Dskeleton.dtsi12 compatible = "snps,arc";
32 compatible = "snps,arc-timer";
40 compatible = "snps,arc-timer";
/linux/arch/mips/include/asm/dec/
H A Dkn02ca.h21 #define KN02CA_CPU_INR_TIMER 2 /* ARC periodic timer */
30 #define KN02CA_IO_INR_TIMER 12 /* ARC periodic timer (?) */
48 #define KN02CA_MER_INTR (1<<27) /* ARC IRQ status & ack */
53 #define KN02CA_MSR_INTREN (1<<26) /* ARC periodic IRQ enable */

12345678910>>...12