Home
last modified time | relevance | path

Searched full:apb (Results 1 – 25 of 534) sorted by relevance

12345678910>>...22

/freebsd/sys/contrib/device-tree/Bindings/bus/
H A Dbaikal,bt1-apb.yaml5 $id: http://devicetree.org/schemas/bus/baikal,bt1-apb.yaml#
8 title: Baikal-T1 APB-bus
15 which routes them to the AXI-APB bridge. This interface is a single master
17 addressed APB slave devices. In case of any APB protocol collisions, slave
19 reported to the APB terminator (APB Errors Handler Block).
27 const: baikal,bt1-apb
31 - description: APB EHB MMIO registers
32 - description: APB MMIO region with no any device mapped
44 - description: APB reference clock
52 - description: APB domain reset line
[all …]
/freebsd/sys/contrib/device-tree/Bindings/interrupt-controller/
H A Dcsky,apb-intc.txt2 C-SKY APB Interrupt Controller
5 C-SKY APB Interrupt Controller is a simple soc interrupt controller
6 on the apb bus and we only use it as root irq controller.
8 - csky,apb-intc is used in a lot of csky fpgas and socs, it support 64 irq nums.
9 - csky,dual-apb-intc consists of 2 apb-intc and 128 irq nums supported.
16 Description: Describes APB interrupt controller
23 Definition: must be "csky,apb-intc"
24 "csky,dual-apb-intc"
44 compatible = "csky,apb-intc";
51 compatible = "csky,dual-apb-intc";
H A Dsnps,dw-apb-ictl.txt1 Synopsys DesignWare APB interrupt controller (dw_apb_ictl)
3 Synopsys DesignWare provides interrupt controller IP for APB known as
5 APB bus, e.g. Marvell Armada 1500. It can also be used as primary interrupt
9 - compatible: shall be "snps,dw-apb-ictl"
29 compatible = "snps,dw-apb-ictl";
39 compatible = "snps,dw-apb-ictl";
/freebsd/sys/contrib/device-tree/src/arm/synaptics/
H A Dberlin2cd.dtsi166 apb@e80000 {
175 compatible = "snps,dw-apb-gpio";
181 compatible = "snps,dw-apb-gpio-port";
193 compatible = "snps,dw-apb-gpio";
199 compatible = "snps,dw-apb-gpio-port";
211 compatible = "snps,dw-apb-gpio";
217 compatible = "snps,dw-apb-gpio-port";
229 compatible = "snps,dw-apb-gpio";
235 compatible = "snps,dw-apb-gpio-port";
267 compatible = "snps,dw-apb-ssi";
[all …]
H A Dberlin2.dtsi176 apb@e80000 {
185 compatible = "snps,dw-apb-gpio";
191 compatible = "snps,dw-apb-gpio-port";
203 compatible = "snps,dw-apb-gpio";
209 compatible = "snps,dw-apb-gpio-port";
221 compatible = "snps,dw-apb-gpio";
227 compatible = "snps,dw-apb-gpio-port";
239 compatible = "snps,dw-apb-gpio";
245 compatible = "snps,dw-apb-gpio-port";
257 compatible = "snps,dw-apb-timer";
[all …]
H A Dberlin2q.dtsi237 apb@e80000 {
246 compatible = "snps,dw-apb-gpio";
252 compatible = "snps,dw-apb-gpio-port";
264 compatible = "snps,dw-apb-gpio";
270 compatible = "snps,dw-apb-gpio-port";
282 compatible = "snps,dw-apb-gpio";
288 compatible = "snps,dw-apb-gpio-port";
300 compatible = "snps,dw-apb-gpio";
306 compatible = "snps,dw-apb-gpio-port";
342 compatible = "snps,dw-apb-timer";
[all …]
/freebsd/sys/contrib/device-tree/Bindings/timer/
H A Dsnps,dw-apb-timer.yaml4 $id: http://devicetree.org/schemas/timer/snps,dw-apb-timer.yaml#
7 title: Synopsys DesignWare APB Timer
15 - const: snps,dw-apb-timer
17 - snps,dw-apb-timer-sp
18 - snps,dw-apb-timer-osc
34 - description: APB interface clock source
63 compatible = "snps,dw-apb-timer";
71 compatible = "snps,dw-apb-timer";
79 compatible = "snps,dw-apb-timer";
/freebsd/sys/contrib/device-tree/src/arm64/synaptics/
H A Dberlin4ct.dtsi127 apb@e80000 {
136 compatible = "snps,dw-apb-gpio";
142 compatible = "snps,dw-apb-gpio-port";
154 compatible = "snps,dw-apb-gpio";
160 compatible = "snps,dw-apb-gpio-port";
172 compatible = "snps,dw-apb-gpio";
178 compatible = "snps,dw-apb-gpio-port";
190 compatible = "snps,dw-apb-gpio";
196 compatible = "snps,dw-apb-gpio-port";
208 compatible = "snps,dw-apb-ictl";
[all …]
/freebsd/sys/contrib/device-tree/src/riscv/sophgo/
H A Dcv18xx.dtsi65 compatible = "snps,dw-apb-gpio";
71 compatible = "snps,dw-apb-gpio-port";
83 compatible = "snps,dw-apb-gpio";
89 compatible = "snps,dw-apb-gpio-port";
101 compatible = "snps,dw-apb-gpio";
107 compatible = "snps,dw-apb-gpio-port";
119 compatible = "snps,dw-apb-gpio";
125 compatible = "snps,dw-apb-gpio-port";
192 compatible = "snps,dw-apb-uart";
203 compatible = "snps,dw-apb-uart";
[all …]
/freebsd/sys/contrib/device-tree/src/arc/
H A Daxc003.dtsi55 dw-apb-gpio@2000 {
56 compatible = "snps,dw-apb-gpio";
62 compatible = "snps,dw-apb-gpio-port";
74 debug_uart: dw-apb-uart@5000 {
75 compatible = "snps,dw-apb-uart";
120 * The DW APB ICTL intc on MB is connected to CPU intc via a
121 * DT "invisible" DW APB GPIO block, configured to simply pass thru
125 * ABPG GPIO. Thus set "interrupts = <24>" (DW APB GPIO to core)
126 * instead of "interrupts = <12>" (DW APB ICTL to DW APB GPIO)
134 compatible = "snps,dw-apb-ictl";
H A Daxc001.dtsi47 dw-apb-gpio@2000 {
48 compatible = "snps,dw-apb-gpio";
54 compatible = "snps,dw-apb-gpio-port";
66 debug_uart: dw-apb-uart@5000 {
67 compatible = "snps,dw-apb-uart";
83 * This INTC is actually connected to DW APB GPIO
96 compatible = "snps,dw-apb-ictl";
H A Daxs10x_mb.dtsi132 compatible = "snps,dw-apb-uart";
142 compatible = "snps,dw-apb-uart";
153 compatible = "snps,dw-apb-uart";
244 compatible = "snps,dw-apb-gpio";
250 compatible = "snps,dw-apb-gpio-port";
258 compatible = "snps,dw-apb-gpio-port";
266 compatible = "snps,dw-apb-gpio-port";
275 compatible = "snps,dw-apb-gpio";
281 compatible = "snps,dw-apb-gpio-port";
289 compatible = "snps,dw-apb-gpio-port";
[all …]
H A Daxc003_idu.dtsi62 dw-apb-gpio@2000 {
63 compatible = "snps,dw-apb-gpio";
69 compatible = "snps,dw-apb-gpio-port";
81 debug_uart: dw-apb-uart@5000 {
82 compatible = "snps,dw-apb-uart";
127 * This INTC is actually connected to DW APB GPIO
140 compatible = "snps,dw-apb-ictl";
/freebsd/sys/contrib/device-tree/src/riscv/thead/
H A Dth1520.dtsi250 compatible = "thead,th1520-spi", "snps,dw-apb-ssi";
260 compatible = "snps,dw-apb-uart";
298 compatible = "snps,dw-apb-uart";
309 compatible = "snps,dw-apb-uart";
320 compatible = "snps,dw-apb-gpio";
327 compatible = "snps,dw-apb-gpio-port";
339 compatible = "snps,dw-apb-gpio";
346 compatible = "snps,dw-apb-gpio-port";
358 compatible = "snps,dw-apb-gpio";
365 compatible = "snps,dw-apb-gpio-port";
[all …]
/freebsd/sys/contrib/device-tree/Bindings/serial/
H A Dsnps-dw-apb-uart.yaml4 $id: http://devicetree.org/schemas/serial/snps-dw-apb-uart.yaml#
55 - const: snps,dw-apb-uart
58 - brcm,bcm11351-dw-apb-uart
59 - brcm,bcm21664-dw-apb-uart
60 - const: snps,dw-apb-uart
66 - const: snps,dw-apb-uart
67 - const: snps,dw-apb-uart
143 compatible = "snps,dw-apb-uart";
158 compatible = "snps,dw-apb-uart";
169 compatible = "snps,dw-apb-uart";
/freebsd/sys/contrib/device-tree/Bindings/gpio/
H A Dsnps,dw-apb-gpio.yaml4 $id: http://devicetree.org/schemas/gpio/snps,dw-apb-gpio.yaml#
7 title: Synopsys DesignWare APB GPIO controller
23 const: snps,dw-apb-gpio
37 - description: APB interface clock source
54 const: snps,dw-apb-gpio-port
120 compatible = "snps,dw-apb-gpio";
126 compatible = "snps,dw-apb-gpio-port";
138 compatible = "snps,dw-apb-gpio-port";
/freebsd/sys/contrib/device-tree/Bindings/usb/
H A Dstarfive,jh7110-usb.yaml41 - description: APB clock
43 - description: UTMI APB clock
49 - const: apb
56 - description: APB clock reset
58 - description: UTMI APB clock reset
63 - const: apb
97 clock-names = "lpm", "stb", "apb", "axi", "utmi_apb";
102 reset-names = "pwrup", "apb", "axi", "utmi_apb";
/freebsd/sys/contrib/device-tree/Bindings/phy/
H A Dintel,keembay-phy-usb.yaml18 - description: USB APB CPR (clock, power, reset) register
19 - description: USB APB slave register
23 - const: cpr-apb-base
24 - const: slv-apb-base
42 reg-names = "cpr-apb-base", "slv-apb-base";
H A Dintel,phy-keembay-usb.yaml18 - description: USB APB CPR (clock, power, reset) register
19 - description: USB APB slave register
23 - const: cpr-apb-base
24 - const: slv-apb-base
42 reg-names = "cpr-apb-base", "slv-apb-base";
H A Drockchip,rk3588-hdptx-phy.yaml23 - description: APB clock
28 - const: apb
39 - description: APB reset line
49 - const: apb
85 clock-names = "ref", "apb";
91 reset-names = "phy", "apb", "init", "cmn", "lane", "ropll", "lcpll";
/freebsd/sys/contrib/device-tree/Bindings/spi/
H A Dsnps,dw-apb-ssi.yaml4 $id: http://devicetree.org/schemas/spi/snps,dw-apb-ssi.yaml#
57 - snps,dw-apb-ssi
64 - const: snps,dw-apb-ssi
68 const: amazon,alpine-dw-apb-ssi
72 - const: snps,dw-apb-ssi
94 - const: snps,dw-apb-ssi
99 - description: DW APB SSI controller memory mapped registers
109 - description: APB interface clock source
184 compatible = "snps,dw-apb-ssi";
/freebsd/sys/contrib/device-tree/src/arm64/bitmain/
H A Dbm1880.dtsi123 compatible = "snps,dw-apb-gpio";
127 compatible = "snps,dw-apb-gpio-port";
141 compatible = "snps,dw-apb-gpio";
145 compatible = "snps,dw-apb-gpio-port";
159 compatible = "snps,dw-apb-gpio";
163 compatible = "snps,dw-apb-gpio-port";
175 compatible = "snps,dw-apb-uart";
188 compatible = "snps,dw-apb-uart";
201 compatible = "snps,dw-apb-uart";
214 compatible = "snps,dw-apb
[all...]
/freebsd/sys/contrib/device-tree/Bindings/pwm/
H A Dsnps,dw-apb-timers-pwm2.yaml5 $id: http://devicetree.org/schemas/pwm/snps,dw-apb-timers-pwm2.yaml#
8 title: Synopsys DW-APB timers PWM controller
14 This describes the DesignWare APB timers module when used in the PWM
28 const: snps,dw-apb-timers-pwm2
62 compatible = "snps,dw-apb-timers-pwm2";
/freebsd/sys/contrib/device-tree/Bindings/pci/
H A Dstarfive,jh7110-pcie.yaml24 - description: APB clock
31 - const: apb
40 - description: PCIE APB reset
49 - const: apb
83 reg-names = "cfg", "apb";
104 clock-names = "noc", "tl", "axi_mst0", "apb";
/freebsd/sys/contrib/device-tree/Bindings/memory-controllers/
H A Dmediatek,smi-common.yaml61 apb and smi are mandatory. the async is only for generation 1 smi HW.
65 - description: apb is Advanced Peripheral Bus clock, It's the clock for
101 - const: apb
120 - const: apb
146 - const: apb
167 - const: apb
183 clock-names = "apb", "smi";

12345678910>>...22