Home
last modified time | relevance | path

Searched +full:an +full:- +full:877 (Results 1 – 8 of 8) sorted by relevance

/linux/Documentation/devicetree/bindings/iio/adc/
H A Dadi,ad9467.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Analog Devices AD9467 and similar High-Speed ADCs
10 - Michael Hennerich <michael.hennerich@analog.com>
13 The AD9467 and the parts similar with it, are high-speed analog-to-digital
18 All the parts support the register map described by Application Note AN-877
19 https://www.analog.com/media/en/technical-documentation/application-notes/AN-877.pdf
21 https://www.analog.com/media/en/technical-documentation/data-sheets/AD9265.pdf
22 https://www.analog.com/media/en/technical-documentation/data-sheets/AD9434.pdf
[all …]
/linux/drivers/media/dvb-frontends/drx39xyj/
H A Ddrxj.h3 Copyright (c), 2004-2005,2007-2010 Trident Microsystems, Inc.
38 /*-------------------------------------------------------------------------
40 -------------------------------------------------------------------------*/
45 /* Check DRX-J specific dap condition */
50 #error "Multi master mode and short addressing only is an illegal combination"
55 /*-------------------------------------------------------------------------
57 -------------------------------------------------------------------------*/
151 * AGC status information from the DRXJ-IQM-AF.
179 u16 top; /* rf-agc take over point */
180 u16 cut_off_current; /* rf-agc is accelerated if output current
[all …]
/linux/drivers/iio/adc/
H A Dad9467.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright 2012-2020 Analog Devices Inc.
32 * ADI High-Speed ADC common spi interface registers
33 * See Application-Note AN-877:
34 * https://www.analog.com/media/en/technical-documentation/application-notes/AN-877.pdf
85 * Analog Devices AD9265 16-Bit, 125/105/80 MSPS ADC
93 * Analog Devices AD9434 12-Bit, 370/500 MSPS ADC
101 * Analog Devices AD9467 16-Bit, 200/250 MSPS ADC
109 * Analog Devices AD9643 14-Bit, 170/210/250 MSPS ADC
116 * Analog Devices AD9652 16-bit 310 MSPS ADC
[all …]
/linux/drivers/accel/habanalabs/include/gaudi2/
H A Dgaudi2_async_events.h1 /* SPDX-License-Identifier: GPL-2.0
3 * Copyright 2018-2022 HabanaLabs, Ltd.
9 ** This is an auto-generated file **
763 GAUDI2_EVENT_PSOC65_PID = 877,
H A Dgaudi2_async_ids_map_extended.h1 /* SPDX-License-Identifier: GPL-2.0
3 * Copyright 2018-2022 HabanaLabs, Ltd.
9 ** This is an auto-generated file **
1786 { .fc_id = 877, .cpu_id = 310, .valid = 0, .msg = 0, .reset = EVENT_RESET_TYPE_NONE,
/linux/drivers/net/wireless/ath/wcn36xx/
H A Dtxrx.c12 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION
24 return 100 - ((bd->phy_stat0 >> 24) & 0xff); in get_rssi0()
29 return ((bd->phy_stat1 >> 24) & 0xff); in get_snr()
40 /* Buffer descriptor rx_ch field is limited to 5-bit (4+1), a mapping is used
134 /* 11ac 20 MHz 800ns GI MCS 0-8 */
156 /* 11ac 20 MHz 400ns SGI MCS 6-8 */
166 /* 11ac 40 MHz 800ns GI MCS 0-9 */
187 /* 11ac 40 MHz 400ns SGI MCS 5-7 */
195 /* 11ac 40 MHz 400ns SGI MCS 5-7 */
202 /* 11ac 80 MHz 800ns GI MCS 0-7 */
[all …]
/linux/drivers/media/dvb-frontends/
H A Ddib8000.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Linux-DVB Driver for DiBcom's DiB8000 chip (ISDB-T).
22 #define LAYER_ALL -1
149 {.addr = i2c->addr >> 1, .flags = 0, .len = 2}, in dib8000_i2c_read16()
150 {.addr = i2c->addr >> 1, .flags = I2C_M_RD, .len = 2}, in dib8000_i2c_read16()
153 if (mutex_lock_interruptible(i2c->i2c_buffer_lock) < 0) { in dib8000_i2c_read16()
158 msg[0].buf = i2c->i2c_write_buffer; in dib8000_i2c_read16()
161 msg[1].buf = i2c->i2c_read_buffer; in dib8000_i2c_read16()
163 if (i2c_transfer(i2c->adap, msg, 2) != 2) in dib8000_i2c_read16()
167 mutex_unlock(i2c->i2c_buffer_lock); in dib8000_i2c_read16()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn10/
H A Ddcn10_hwseq.c18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
67 hws->ctx
69 hws->regs->reg
73 hws->shifts->field_name, hws->masks->field_name
88 const uint32_t ref_clk_mhz = dc_ctx->dc->res_pool->ref_clocks.dchub_ref_clock_inKhz / 1000; in print_microsec()
106 for (i = 0; i < dc->res_pool->pipe_count; i++) { in dcn10_lock_all_pipes()
107 old_pipe_ctx = &dc->current_state->res_ctx.pipe_ctx[i]; in dcn10_lock_all_pipes()
108 pipe_ctx = &context->res_ctx.pipe_ctx[i]; in dcn10_lock_all_pipes()
109 tg = pipe_ctx->stream_res.tg; in dcn10_lock_all_pipes()
115 if (pipe_ctx->top_pipe || in dcn10_lock_all_pipes()
[all …]