| /linux/Documentation/networking/ |
| H A D | 6pack.rst | 4 6pack Protocol
7 This is the 6pack-mini-HOWTO, written by
17 1. What is 6pack, and what are the advantages to KISS?
20 6pack is a transmission protocol for data exchange between the PC and
21 the TNC over a serial line. It can be used as an alternative to KISS.
23 6pack has two major advantages:
27 that the PC knows at any time if the TNC is receiving data, if a TNC
29 set and so on. This control data is processed at a higher priority than
30 normal data, so a data stream can be interrupted at any time to issue an
36 TNCs that are connected between each other and the PC by a daisy chain
[all …]
|
| /linux/tools/testing/selftests/net/ |
| H A D | fcnal-test.sh | 13 # 6. VRF and non-VRF permutations
16 # ns-A | ns-B
23 # ns-A:
35 # ns-A to ns-C connection - only for VRF and same config
36 # as ns-A to ns-B
38 # server / client nomenclature relative to ns-A
215 if [ "$VERBOSE" = "1" -a -n "$out" ]; then
253 read a
275 read a
297 read a
[all …]
|
| H A D | pmtu.sh | 10 # Set up two namespaces, A and B, with two paths between them over routers
15 # A B a_r2: 2000
21 # A to R1, checking that route exception PMTU changes accordingly over
23 # message advertising a PMTU smaller than net.ipv4.route.min_pmtu is
31 # routing table in A. A fib-rule is used to jump to this routing table
39 # Set up the same network topology as pmtu_ipv4, create a VXLAN tunnel
40 # over IPv4 between A and B, routed via R1. On the link between R1 and B,
41 # set a MTU lower than the VXLAN MTU and the MTU on the link between A an
[all...] |
| /linux/Documentation/userspace-api/media/rc/ |
| H A D | rc-protos.rst | 9 IR is encoded as a series of pulses and spaces, using a protocol. These
10 protocols can encode e.g. an address (which device should respond) and a
12 across different devices for a given protocol.
14 Therefore out the output of the IR decoder is a scancode; a single u32
17 Other things can be encoded too. Some IR protocols encode a toggle bit; this
22 Some remotes have a pointer-type device which can used to control the
32 This IR protocol uses manchester encoding to encode 14 bits. There is a
55 - 6 (inverted)
57 - 2nd start bit in rc5, re-used as 6th command bit
71 * - 6
[all …]
|
| /linux/tools/testing/selftests/drivers/net/mlxsw/ |
| H A D | devlink_trap_control.sh | 98 ip -6 route add default vrf v$h1 nexthop via 2001:db8:1::2
103 ip -6 route del default vrf v$h1 nexthop via 2001:db8:1::2
114 ip -6 route add default vrf v$h2 nexthop via 2001:db8:2::2
119 ip -6 route del default vrf v$h2 nexthop via 2001:db8:2::2
222 $MZ $h1 -c 1 -a own -b 01:00:5E:00:00:01 \
223 -A 192.0.2.1 -B 224.0.0.1 -t ip proto=2,p=11 -p 100 -q
230 "igmp_v1_report" $MZ $h1 -c 1 -a own -b 01:00:5E:00:00:01 \
231 -A 192.0.2.1 -B 244.0.0.1 -t ip proto=2,p=12 -p 100 -q
238 "igmp_v2_report" $MZ $h1 -c 1 -a own -b 01:00:5E:00:00:01 \
239 -A 192.0.2.1 -B 244.0.0.1 -t ip proto=2,p=16 -p 100 -q
[all …]
|
| H A D | fib_offload.sh | 65 num=$(ip -6 route show match ${pfx} | grep "offload" | wc -l)
78 # Add a prefix route and check that it is offloaded.
79 ip -6 route add 2001:db8:3::/64 dev $spine_p1 metric 100
85 ip -6 route append 2001:db8:3::/64 dev $spine_p1 metric 200
93 ip -6 route append 2001:db8:3::/64 dev $spine_p1 metric 10
101 # Delete the routes and add the same route with a different nexthop
103 ip -6 route flush 2001:db8:3::/64 dev $spine_p1
104 ip -6 route add 2001:db8:3::/64 dev $spine_p2
109 ip -6 route flush 2001:db8:3::/64
116 # Add a multipath route and check that it is offloaded.
[all …]
|
| /linux/tools/thermal/tmon/ |
| H A D | tmon.8 | 4 \fBtmon\fP - A monitoring and testing tool for Linux kernel thermal subsystem
32 - with a built-in Proportional Integral Derivative (\fBPID\fP)
33 controller, user can pair a cooling device to a thermal sensor for
46 The \fB-c --control\fP option sets a cooling device type to control temperature
47 of a thermal zone
70 \fBA \fP active cooling trip point type (fan)
72 \fBA \fP hot trip point type
89 \fBTAB\fP shows tuning pop up panel, choose a letter to modify
115 LCD14 intel_powerclamp15 1 65.0 65 65 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6 0 2
116 65.0 66 65 0 0 0 0 0 0 0 0 0 0 4 4 4 4 6 0 3 65.0 60 54 0 0 0 0 0 0 0 0
[all …]
|
| /linux/tools/perf/pmu-events/arch/x86/tigerlake/ |
| H A D | pipeline.json | 4 "Counter": "0,1,2,3,4,5,6,7",
14 "Counter": "0,1,2,3,4,5,6,7",
22 "BriefDescription": "Number of occurrences where a microcode assist is invoked by hardware.",
23 "Counter": "0,1,2,3,4,5,6,7",
26 "PublicDescription": "Counts the number of occurrences where a microcode assist is invoked by hardware Examples include AD (page Access Dirty), FP and AVX related assists.",
32 "Counter": "0,1,2,3,4,5,6,7",
40 "Counter": "0,1,2,3,4,5,6,7",
49 "Counter": "0,1,2,3,4,5,6,7",
58 "Counter": "0,1,2,3,4,5,6,7",
67 "Counter": "0,1,2,3,4,5,6,
60 { global() object
[all...] |
| H A D | memory.json | 5 "CounterMask": "6",
13 "Counter": "0,1,2,3,4,5,6,7",
16 "PublicDescription": "Counts the number of Machine Clears detected dye to memory ordering. Memory Ordering Machine Clears may apply when a memory read may not conform to the memory ordering rules of the x86 architecture",
22 "Counter": "0,1,2,3,4,5,6,7",
34 "Counter": "0,1,2,3,4,5,6,7",
46 "Counter": "0,1,2,3,4,5,6,7",
58 "Counter": "0,1,2,3,4,5,6,7",
70 "Counter": "0,1,2,3,4,5,6,7",
82 "Counter": "0,1,2,3,4,5,6,7",
94 "Counter": "0,1,2,3,4,5,6,
72 { global() object
[all...] |
| /linux/tools/perf/pmu-events/arch/x86/rocketlake/ |
| H A D | pipeline.json | 4 "Counter": "0,1,2,3,4,5,6,7",
14 "Counter": "0,1,2,3,4,5,6,7",
22 "BriefDescription": "Number of occurrences where a microcode assist is invoked by hardware.",
23 "Counter": "0,1,2,3,4,5,6,7",
26 "PublicDescription": "Counts the number of occurrences where a microcode assist is invoked by hardware Examples include AD (page Access Dirty), FP and AVX related assists.",
32 "Counter": "0,1,2,3,4,5,6,7",
40 "Counter": "0,1,2,3,4,5,6,7",
49 "Counter": "0,1,2,3,4,5,6,7",
58 "Counter": "0,1,2,3,4,5,6,7",
67 "Counter": "0,1,2,3,4,5,6,
60 { global() object
[all...] |
| /linux/tools/perf/pmu-events/arch/x86/icelake/ |
| H A D | pipeline.json | 4 "Counter": "0,1,2,3,4,5,6,7",
14 "Counter": "0,1,2,3,4,5,6,7",
22 "BriefDescription": "Number of occurrences where a microcode assist is invoked by hardware.",
23 "Counter": "0,1,2,3,4,5,6,7",
26 "PublicDescription": "Counts the number of occurrences where a microcode assist is invoked by hardware Examples include AD (page Access Dirty), FP and AVX related assists.",
32 "Counter": "0,1,2,3,4,5,6,7",
40 "Counter": "0,1,2,3,4,5,6,7",
49 "Counter": "0,1,2,3,4,5,6,7",
58 "Counter": "0,1,2,3,4,5,6,7",
67 "Counter": "0,1,2,3,4,5,6,
60 { global() object
[all...] |
| /linux/tools/perf/pmu-events/arch/x86/icelakex/ |
| H A D | pipeline.json | 4 "Counter": "0,1,2,3,4,5,6,7",
14 "Counter": "0,1,2,3,4,5,6,7",
22 "BriefDescription": "Number of occurrences where a microcode assist is invoked by hardware.",
23 "Counter": "0,1,2,3,4,5,6,7",
26 "PublicDescription": "Counts the number of occurrences where a microcode assist is invoked by hardware Examples include AD (page Access Dirty), FP and AVX related assists.",
32 "Counter": "0,1,2,3,4,5,6,7",
40 "Counter": "0,1,2,3,4,5,6,7",
49 "Counter": "0,1,2,3,4,5,6,7",
58 "Counter": "0,1,2,3,4,5,6,7",
67 "Counter": "0,1,2,3,4,5,6,
60 { global() object
[all...] |
| /linux/arch/powerpc/crypto/ |
| H A D | aes-tab-4k.S | 10 * crypto/aes_generic.c and are designed to be simply accessed by a combination
11 * of rlwimi/lwz instructions with a minimum of table registers (usually only
19 * This is a quite good tradeoff for low power devices (e.g. routers) without
25 #define R(a, b, c, d) \ argument
26 0x##a##b##c##d, 0x##d##a##b##c, 0x##c##d##a##b, 0x##b##c##d##a
35 .long R(ff, f2, f2, 0d), R(d6, 6b, 6b, bd)
36 .long R(de, 6f, 6f, b1), R(91, c5, c5, 54)
40 .long R(4d, ab, ab, e6), R(ec, 76, 76, 9a)
50 .long R(3d, 93, 93, ae), R(4c, 26, 26, 6a)
51 .long R(6c, 36, 36, 5a), R(7e, 3f, 3f, 41)
[all …]
|
| /linux/tools/perf/pmu-events/arch/x86/grandridge/ |
| H A D | virtual-memory.json | 3 …s but second level hits due to a demand load that did not start a page walk. Accounts for all page…
4 "Counter": "0,1,2,3,4,5,6,7",
12 "Counter": "0,1,2,3,4,5,6,7",
19 …"BriefDescription": "Counts the number of page walks completed due to load DTLB misses to a 2M or …
20 "Counter": "0,1,2,3,4,5,6,7",
28 …"BriefDescription": "Counts the number of page walks completed due to load DTLB misses to a 4K pag…
29 "Counter": "0,1,2,3,4,5,6,7",
38 "Counter": "0,1,2,3,4,5,6,7",
41 …ge walks outstanding for Loads (demand or SW prefetch) in PMH every cycle. A PMH page walk is out…
46 …nd level hits due to stores that did not start a page walk. Accounts for all pages sizes. Will res…
[all …]
|
| /linux/tools/perf/pmu-events/arch/x86/sierraforest/ |
| H A D | virtual-memory.json | 3 …s but second level hits due to a demand load that did not start a page walk. Accounts for all page…
4 "Counter": "0,1,2,3,4,5,6,7",
12 "Counter": "0,1,2,3,4,5,6,7",
19 …"BriefDescription": "Counts the number of page walks completed due to load DTLB misses to a 2M or …
20 "Counter": "0,1,2,3,4,5,6,7",
28 …"BriefDescription": "Counts the number of page walks completed due to load DTLB misses to a 4K pag…
29 "Counter": "0,1,2,3,4,5,6,7",
38 "Counter": "0,1,2,3,4,5,6,7",
41 …ge walks outstanding for Loads (demand or SW prefetch) in PMH every cycle. A PMH page walk is out…
46 …nd level hits due to stores that did not start a page walk. Accounts for all pages sizes. Will res…
[all …]
|
| /linux/arch/m68k/fpsp040/ |
| H A D | tbldo.S | 10 | index with a 10-bit index, with the first
55 .long smovcr |$00-6 fmovecr all
64 .long serror |$01-6 fint ERROR
73 .long serror |$02-6 fsinh ERROR
82 .long serror |$03-6 fintrz ERROR
91 .long serror |$04-6 ERROR - illegal extension
100 .long serror |$05-6 ERROR - illegal extension
109 .long serror |$06-6 flognp1 ERROR
118 .long serror |$07-6 ERROR - illegal extension
127 .long serror |$08-6 fetoxm1 ERROR
[all …]
|
| /linux/arch/microblaze/include/asm/ |
| H A D | hash.h | 8 * a supported configuration.
10 * With just a barrel shifter, we can implement an efficient constant
11 * multiply using shifts and adds. GCC can find a 9-step solution, but
12 * this 6-step solution was found by Yevgen Voronenko's implementation
15 * That software is really not designed for a single multiplier this large,
17 * 6-shift, 6-add sequences for computing x * 0x61C88647. They are all
19 * a = (x << 9) + c;
20 * b = (x << 23) + a;
21 * return (a<<11) + (b<<6) + (c<<3) - b;
24 * Without even a shifter, it's hopless; any hash function will suck.
[all …]
|
| /linux/arch/arm/mach-omap1/ |
| H A D | mux.c | 40 MUX_CFG("UART3_TX", 6, 0, 1, 0, 30, 0, NA, 0, 0)
41 MUX_CFG("UART3_RX", 6, 3, 0, 0, 31, 1, NA, 0, 0)
45 MUX_CFG("UART3_BCLK", A, 0, 0, 2, 6, 0, NA, 0, 0)
46 MUX_CFG("Y15_1610_UART3_RTS", A, 0, 1, 2, 6, 0, NA, 0, 0)
49 MUX_CFG("PWT", 6, 0, 2, 0, 30, 0, NA, 0, 0)
50 MUX_CFG("PWL", 6, 3, 1, 0, 31, 1, NA, 0, 0)
67 MUX_CFG("USB1_VP", A, 3, 1, 2, 7, 0, NA, 0, 1)
68 MUX_CFG("USB1_VM", A, 6, 1, 2, 8, 0, NA, 0, 1)
69 MUX_CFG("USB1_RCV", A, 9, 1, 2, 9, 0, NA, 0, 1)
70 MUX_CFG("USB1_SPEED", A, 12, 2, 2, 10, 0, NA, 0, 1)
[all …]
|
| /linux/arch/mips/include/asm/ |
| H A D | cpu-features.h | 25 * Note that these should only be used in cases where a kernel built for an
26 * older ISA *cannot* run on a CPU which supports the feature in question. For
27 * example this may be used for features introduced with MIPSr6, since a kernel
28 * built for an older ISA cannot run on a MIPSr6 CPU. This should not be used
29 * for MIPSr2 features however, since a MIPSr1 or earlier kernel might run on a
39 * These are for use with features that are optional up until a particular ISA
49 * These are for use with features that are optional up until a particular ISA
71 * SMP assumption: Options of CPU 0 are a superset of all processors.
96 #define cpu_has_rixiex __isa_ge_or_opt(6, MIPS_CPU_RIXIEX)
102 #define cpu_has_rw_llb __isa_ge_or_opt(6, MIPS_CPU_RW_LLB)
[all …]
|
| /linux/drivers/ata/pata_parport/ |
| H A D | kbic.c | 5 * This is a low-level driver for the KBIC-951A and KBIC-971A
9 * required for the 971A interferes with the correct operation of
10 * the 951A, so this driver registers itself twice, once for
25 #define j44(a, b) ((((a >> 4) & 0x0f) | (b & 0xf0)) ^ 0x88) argument
37 int a, b, s; in kbic_read_regr() local
43 w0(regr | 0x18 | s); w2(4); w2(6); w2(4); w2(1); w0(8); in kbic_read_regr()
44 a = r1(); w0(0x28); b = r1(); w2(4); in kbic_read_regr()
45 return j44(a, b); in kbic_read_regr()
47 w0(regr|0x38 | s); w2(4); w2(6); w2(4); w2(5); w0(8); in kbic_read_regr()
48 a = r12w(); w2(4); in kbic_read_regr()
[all …]
|
| H A D | aten.c | 5 * aten.c is a low-level protocol driver for the ATEN EH-100
20 #define j44(a,b) ((((a>>4)&0x0f)|(b&0xf0))^0x88) argument
32 w0(r); w2(0xe); w2(6); w0(val); w2(7); w2(6); w2(0xc); in aten_write_regr()
37 int a, b, r; in aten_read_regr() local
44 w0(r); w2(0xe); w2(6); in aten_read_regr()
45 w2(7); w2(6); w2(0); in aten_read_regr()
46 a = r1(); w0(0x10); b = r1(); w2(0xc); in aten_read_regr()
47 return j44(a,b); in aten_read_regr()
51 w0(r); w2(0xe); w2(6); w0(0xff); in aten_read_regr()
53 a = r0(); in aten_read_regr()
[all …]
|
| /linux/arch/x86/include/asm/ |
| H A D | intel-family.h | 8 * While adding a new CPUID for a new microarchitecture, add a new
20 * OPTDIFF If needed, a short string to differentiate by market segment.
38 * The #define line may optionally include a comment including platform or core
49 #define INTEL_FAM5_START IFM(5, 0x00) /* Notational marker, also P5 A-step */
54 /* Family 6 */
55 #define INTEL_PENTIUM_PRO IFM(6, 0x01)
56 #define INTEL_PENTIUM_II_KLAMATH IFM(6, 0x03)
57 #define INTEL_PENTIUM_III_DESCHUTES IFM(6, 0x05)
58 #define INTEL_PENTIUM_III_TUALATIN IFM(6, 0x0B)
59 #define INTEL_PENTIUM_M_DOTHAN IFM(6, 0x0D)
[all …]
|
| /linux/Documentation/ABI/testing/ |
| H A D | debugfs-driver-qat_telemetry | 23 stored in a circular buffer of size 3. These values are then
28 echo 3 > /sys/kernel/debug/qat_4xxx_0000:6b:00.0/telemetry/control
33 echo 0 > /sys/kernel/debug/qat_4xxx_0000:6b:00.0/telemetry/control
43 a QAT device:
88 cat /sys/kernel/debug/qat_4xxx_0000:6b:00.0/telemetry/device_data
100 If a device lacks of a specific accelerator, the corresponding
105 What: /sys/kernel/debug/qat_<device>_<BDF>/telemetry/rp_<A/B/C/D>_data
128 rp_num RP number associated with slot <A/B/C/D>
145 echo 32 > /sys/kernel/debug/qat_4xxx_0000:6b:00.0/telemetry/rp_C_data
147 Once a ring pair is selected, statistics can be read accessing
[all …]
|
| /linux/Documentation/ABI/stable/ |
| H A D | sysfs-class-tpm | 5 Description: The device/ directory under a specific TPM instance exposes
13 Description: The "active" property prints a '1' if the TPM chip is accepting
16 visible to the OS, but will only accept a restricted set of
41 Manufacturer is a hex dump of the 4 byte manufacturer info
42 space in a TPM. TCG version shows the TCG TPM spec level that
51 used to wait for a short, medium and long TPM command. All
54 any longer than necessary before starting to poll for a
64 Durations can be modified in the case where a buggy chip
73 Description: The "enabled" property prints a '1' if the TPM chip is enabled,
75 may be visible but produce a '0' after some operation that
[all …]
|
| /linux/tools/testing/selftests/bpf/ |
| H A D | test_lwt_seg6local.sh | |