Home
last modified time | relevance | path

Searched +full:4 +full:vpp (Results 1 – 25 of 59) sorted by relevance

123

/linux/drivers/mtd/maps/
H A Dpcmciamtd.c38 int vpp; member
54 /* Force Vpp */
55 static int vpp; variable
57 /* Set Vpp */
73 MODULE_PARM_DESC(setvpp, "Set Vpp (0=Never, 1=On writes, 2=Always on, default=0)");
74 module_param(vpp, int, 0);
75 MODULE_PARM_DESC(vpp, "Vpp value in 1/10ths eg 33=3.3V 120=12V (Dangerous)");
304 pr_debug("dev = %p on = %d vpp = %d\n\n", dev, on, dev->vpp); in pcmciamtd_set_vpp()
308 pcmcia_fixup_vpp(link, dev->vpp); in pcmciamtd_set_vpp()
420 for (i = 0; i < 4; i++) { in card_settings()
[all …]
/linux/drivers/media/dvb-frontends/
H A Dlgs8gxx.h21 #define LGS8GXX_PROD_LGS8G52 4
61 /*0: 0.8Vpp, 1: 1.0Vpp, 2: 1.6Vpp, 3: 2.0Vpp*/
H A Dstv090x.h45 STV090x_RPTLEVEL_16 = 4,
76 enum stv090x_adc_range adc1_range; /* default: 2Vpp */
77 enum stv090x_adc_range adc2_range; /* default: 2Vpp */
/linux/drivers/pcmcia/
H A Ddb1xxx_ss.c20 * at STATUS[5:4] (instead of STATUS[1:0]).
237 * bits[2:3] set vpp for card
238 * bit 4: enable data buffers
269 switch (state->Vpp) { in db1x_pcmcia_configure()
280 printk(KERN_INFO "pcmcia%d unsupported Vpp %d\n", in db1x_pcmcia_configure()
281 sock->nr, state->Vpp); in db1x_pcmcia_configure()
284 /* sanity check: Vpp must be 0, 12, or Vcc */ in db1x_pcmcia_configure()
285 if (((state->Vcc == 33) && (state->Vpp == 50)) || in db1x_pcmcia_configure()
286 ((state->Vcc == 50) && (state->Vpp == 33))) { in db1x_pcmcia_configure()
287 printk(KERN_INFO "pcmcia%d bad Vcc/Vpp combo (%d %d)\n", in db1x_pcmcia_configure()
[all …]
H A Di82092.c53 /* The card can do up to 4 sockets, allocate a structure for each of them */
69 #define MAX_SOCKETS 4
94 case 4: in i82092aa_pci_probe()
96 socket_count = 4; in i82092aa_pci_probe()
498 switch (state->Vpp) { in i82092aa_set_socket()
501 "not setting Vpp on socket %i\n", sock); in i82092aa_set_socket()
505 "setting Vpp to 5.0 for socket %i\n", sock); in i82092aa_set_socket()
509 dev_info(&sock_info->dev->dev, "setting Vpp to 12.0\n"); in i82092aa_set_socket()
514 "%s called with invalid VPP power value: %i", in i82092aa_set_socket()
603 if (map > 4) in i82092aa_set_mem_map()
H A Di82365.c164 #define I365_MASK 0xdeb8 /* irq 15,14,12,11,10,9,7,5,4,3 */
354 p->timer[4] = cmd_time*2+4; in cirrus_set_opts()
357 p->timer[1] = 6; p->timer[4] = 16; in cirrus_set_opts()
365 p->timer[2], p->timer[3], p->timer[4], p->timer[5]); in cirrus_set_opts()
504 i365_set(sock, I365_CSCINT, I365_CSC_DETECT | (irq << 4)); in test_irq()
608 type = ((val & 7) >= 4) ? IS_VG469 : IS_VG468; in identify()
793 for (i = 0; i < 4; i++) { in isa_probe()
804 if (sockets && !extra_sockets && (i == 4)) in isa_probe()
927 pr_debug("SetSocket(%d, flags %#3.3x, Vcc %d, Vpp %d, " in i365_set_socket()
929 state->Vcc, state->Vpp, state->io_irq, state->csc_mask); in i365_set_socket()
[all …]
H A Dpd6729.c354 switch (state->Vpp) { in pd6729_set_socket()
356 dev_dbg(&sock->dev, "not setting Vpp on socket %i\n", in pd6729_set_socket()
361 dev_dbg(&sock->dev, "setting Vpp to Vcc for socket %i\n", in pd6729_set_socket()
366 dev_dbg(&sock->dev, "setting Vpp to 12.0\n"); in pd6729_set_socket()
371 "invalid VPP power value: %i\n", state->Vpp); in pd6729_set_socket()
475 if (map > 4) { in pd6729_set_mem_map()
/linux/Documentation/devicetree/bindings/iommu/
H A Dmediatek,iommu.yaml15 pagetable, and only supports 4K size page mapping. Generation two uses the
82 - mediatek,mt8188-iommu-vpp # generation two
86 - mediatek,mt8195-iommu-vpp # generation two
163 - mediatek,mt8188-iommu-vpp
166 - mediatek,mt8195-iommu-vpp
178 - mediatek,mt8188-iommu-vpp
181 - mediatek,mt8195-iommu-vpp
/linux/arch/arm/boot/dts/ti/omap/
H A Dtwl6030.dtsi44 vpp: regulator-vpp { label
45 compatible = "ti,twl6030-vpp";
85 interrupts = <4>, <10>;
/linux/Documentation/devicetree/bindings/memory-controllers/
H A Dmediatek,smi-common.yaml41 - mediatek,mt8188-smi-common-vpp
44 - mediatek,mt8195-smi-common-vpp
74 maxItems: 4
136 - mediatek,mt8195-smi-common-vpp
142 minItems: 4
143 maxItems: 4
/linux/arch/arm/mach-sa1100/
H A Dh3xxx.c45 static void h3xxx_set_vpp(int vpp) in h3xxx_set_vpp() argument
47 gpio_set_value(H3XXX_EGPIO_VPP_ON, vpp); in h3xxx_set_vpp()
52 int err = gpio_request(H3XXX_EGPIO_VPP_ON, "Flash Vpp"); in h3xxx_flash_init()
251 }, { /* static memory bank 4 CS#4 */
H A Djornada720.c82 {0x0040,0x05}, // LCD Display Mode Register (2:4bpp,3:8bpp,5:16bpp)
102 {0x0060,0x03}, // CRT/TV Display Mode Register (2:4bpp,3:8bpp,5:16bpp)
341 static void jornada720_set_vpp(int vpp) in jornada720_set_vpp() argument
343 if (vpp) in jornada720_set_vpp()
/linux/Documentation/devicetree/bindings/soc/mediatek/
H A Dmediatek,mutex.yaml36 - mediatek,mt8188-vpp-mutex
39 - mediatek,mt8195-vpp-mutex
73 4 arguments defined in this property. Each GCE subsys id is mapping to
/linux/include/dt-bindings/memory/
H A Dmediatek,mt8188-memory-port.h21 #define SMI_L4_ID 4
46 * 0 ~ 4G; 4G ~ 8G; 8G ~ 12G; 12G ~ 16G, we could adjust these masters
49 * b) The iova of any master can NOT cross the 4G/8G/12G boundary.
54 * disp 0 ~ 4G larb0/1/2/3
55 * vcodec 4G ~ 8G larb19(21)[1]/21(22)/23
63 * iommu-vpp: larb1/3/4/6/7/11B/12/14/15/16A/17A/23/27
74 #define M4U_PORT_L0_DISP_OVL0_HDR MTK_M4U_ID(SMI_L0_ID, 4)
83 #define M4U_PORT_L1_DISP_OVL1_HDR MTK_M4U_ID(SMI_L1_ID, 4)
92 #define M4U_PORT_L2_DISP_FAKE1 MTK_M4U_ID(SMI_L2_ID, 4)
99 #define M4U_PORT_L3_HDR_DS_SMI MTK_M4U_ID(SMI_L3_ID, 4)
[all …]
/linux/include/linux/mtd/
H A Dpfow.h73 #define DSR_VPPS (1<<3) /* RC; 0-Vpp OK, * 1-Vpp low */
74 #define DSR_PROGRAM_STATUS (1<<4) /* RC; 0-successful, 1-error */
H A Dmap.h52 # define map_bankwidth(map) 4
56 #define map_bankwidth_is_4(map) (map_bankwidth(map) == 4)
58 #define MAX_MAP_BANKWIDTH 4
149 case 4: in map_bankwidth_supported()
225 * needs VPP, and called with 0 when the last user exits. The map
226 * core maintains a reference counter, and assumes that VPP is a
368 #define MAP_FF_LIMIT 4
/linux/include/pcmcia/
H A Dds.h108 unsigned int vpp; member
123 u16 _win:4;
135 u16 reserved:4;
141 char *prod_id[4];
267 #define CONF_AUTO_SET_VPP 0x0200 /* set Vpp? */
H A Dsoc_common.h63 #define SOC_STAT_VS1 4 /* Voltage sense 1 */
69 struct soc_pcmcia_regulator vpp; member
/linux/Documentation/pcmcia/
H A Ddriver-changes.rst15 - CONF_AUTO_SET_VPP : set Vpp
24 config_index, config_base, vpp.
28 `struct pcmcia_device *p_dev->resource[2,3,4,5]` for up to four ioport
/linux/drivers/mtd/chips/
H A Dcfi_probe.c211 cfi->cfiq = kmalloc(sizeof(struct cfi_ident) + num_erase_regions * 4, GFP_KERNEL); in cfi_chip_setup()
223 for (i=0; i<(sizeof(struct cfi_ident) + num_erase_regions * 4); i++) in cfi_chip_setup()
361 printk("Vcc Minimum: %2d.%d V\n", cfip->VccMin >> 4, cfip->VccMin & 0xf); in print_cfi_ident()
362 printk("Vcc Maximum: %2d.%d V\n", cfip->VccMax >> 4, cfip->VccMax & 0xf); in print_cfi_ident()
364 printk("Vpp Minimum: %2d.%d V\n", cfip->VppMin >> 4, cfip->VppMin & 0xf); in print_cfi_ident()
365 printk("Vpp Maximum: %2d.%d V\n", cfip->VppMax >> 4, cfip->VppMax & 0xf); in print_cfi_ident()
368 printk("No Vpp line\n"); in print_cfi_ident()
/linux/Documentation/admin-guide/perf/
H A Dmeson-ddr-pmu.rst8 The monitor includes 4 channels. Each channel can count the request accessing
20 meson_ddr_bw/chan_{1,2,3,4}_rw_bytes/ events are channel-specific events.
27 + vpu_read1 - from OSD + VPP read
/linux/drivers/regulator/
H A Dtwl6030-regulator.c52 #define VREG_VOLTAGE_SMPS 4
57 #define VREG_BC_CLK_RST 4
594 TWL6030_ADJUSTABLE_LDO(VPP, 0x6c);
653 TWL6030_OF_MATCH("ti,twl6030-vpp", VPP),
750 * - SC_DETECT1 (vintana2, vmmc1/2, vaux1/2/3/4) in twlreg_probe()
/linux/include/linux/
H A Dfsl_devices.h52 FSL_USB_VER_2_5 = 4,
133 #define SPI_QE (1 << 4) /* SPI unit is in QE block */
142 int(*voltage_set)(int slot, int vcc, int vpp);
/linux/drivers/gpu/drm/meson/
H A Dmeson_vpp.c18 * VPP Handles all the Post Processing after the Scanout from the VIU
115 writel_relaxed(VPP_POSTBLEND_HOLD_LINES(4) | VPP_PREBLEND_HOLD_LINES(4), in meson_vpp_init()
146 writel_relaxed(VPP_VSC_BANK_LENGTH(4) | VPP_HSC_BANK_LENGTH(4) | in meson_vpp_init()
/linux/drivers/media/platform/mediatek/mdp3/
H A Dmdp_cfg_data.c19 MT8183_MDP_COMP_ISP_IMGI, /* 4 */
58 MT8188_MDP_COMP_RDMA2, /* 4 */
105 MT8195_MDP_COMP_CAMIN, /* 4 */
176 [MDP_INFRA_MUTEX] = { .compatible = "mediatek,mt8188-vpp-mutex" },
177 [MDP_INFRA_MUTEX2] = { .compatible = "mediatek,mt8188-vpp-mutex" },
183 [MDP_INFRA_MUTEX] = { .compatible = "mediatek,mt8195-vpp-mutex" },
184 [MDP_INFRA_MUTEX2] = { .compatible = "mediatek,mt8195-vpp-mutex" },
203 .rdma_event_num = 4,
207 .wrot_event_num = 4,
323 {0, 0, 4}
[all …]

123