Home
last modified time | relevance | path

Searched full:333000000 (Results 1 – 19 of 19) sorted by relevance

/linux/arch/arm64/boot/dts/exynos/
H A Dexynos5433-bus.dtsi143 opp-333000000 {
144 opp-hz = /bits/ 64 <333000000>;
H A Dexynos5433-tm2-common.dtsi299 assigned-clock-rates = <0>, <333000000>;
/linux/Documentation/devicetree/bindings/memory-controllers/
H A Drockchip,rk3399-dmc.yaml376 rockchip,ddr3_odt_dis_freq = <333000000>;
377 rockchip,lpddr3_odt_dis_freq = <333000000>;
378 rockchip,lpddr4_odt_dis_freq = <333000000>;
/linux/arch/arm64/boot/dts/amd/
H A Damd-seattle-clks.dtsi25 clock-frequency = <333000000>;
/linux/Documentation/devicetree/bindings/media/
H A Dnxp,imx-mipi-csi2.yaml188 clock-frequency = <333000000>;
/linux/arch/arm/boot/dts/samsung/
H A Dexynos5422-odroid-core.dtsi130 opp-hz = /bits/ 64 <333000000>;
178 opp-hz = /bits/ 64 <333000000>;
292 opp-hz = /bits/ 64 <333000000>;
/linux/drivers/clk/
H A Dclk-en7523.c91 static const u32 emi_base[] = { 333000000, 400000000 };
94 static const u32 npu_base[] = { 333000000, 400000000, 500000000 };
H A Dclk-hsdk-pll.c61 { 333000000, 1, 39, 2, 0, 0 },
/linux/drivers/clk/samsung/
H A Dclk-exynos5410.c231 PLL_36XX_RATE(24 * MHZ, 333000000U, 111, 2, 2, 0),
H A Dclk-exynos3250.c727 PLL_36XX_RATE(24 * MHZ, 333000000, 111, 2, 2, 0),
H A Dclk-exynos5260.c81 PLL_36XX_RATE(24 * MHZ, 333000000, 111, 2, 2, 0),
H A Dclk-exynos5433.c776 PLL_35XX_RATE(24 * MHZ, 333000000U, 222, 4, 2),
/linux/arch/alpha/kernel/
H A Dtime.c296 [EV56_CPU] = { 333000000, 667000000 }, in validate_cc_value()
/linux/arch/arm/boot/dts/nvidia/
H A Dtegra20-peripherals-opp.dtsi132 opp-333000000 {
134 opp-hz = /bits/ 64 <333000000>;
/linux/arch/arm64/boot/dts/freescale/
H A Dimx8mn.dtsi1190 assigned-clock-rates = <333000000>;
1191 clock-frequency = <333000000>;
H A Dimx8mq.dtsi1384 assigned-clock-rates = <266000000>, <333000000>, <66000000>;
1436 assigned-clock-rates = <266000000>, <333000000>, <66000000>;
H A Dimx8mm.dtsi1231 clock-frequency = <333000000>;
/linux/drivers/media/tuners/
H A Dmxl5007t.c431 if (rf_freq >= 333000000) in mxl5007t_calc_rf_tune_regs()
/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx7s.dtsi890 assigned-clock-rates = <0>, <333000000>;