Home
last modified time | relevance | path

Searched +full:32 +full:kb (Results 1 – 25 of 527) sorted by relevance

12345678910>>...22

/freebsd/tools/diag/prtblknos/
H A DREADME21 lbn 84-91 blkno 3252464-3252527 distance 32
30 size blocks which by today's default is 32Kb.
34 fragment. Since the default size for fragments today is 4Kb, the
35 physical block numbers reference 4Kb blocks. The distances listed
37 means a separation of just one 32Kb block. For example lbn 11, ends
38 at 3217895, the 32Kb first level indirect immediately follows it at
43 half the block size (say 32Kb blocks with 16Kb fragments) then the
44 physical block numbers listed would be 16Kb in size.
/freebsd/sys/contrib/openzfs/include/sys/
H A Dbrt_impl.h39 * by a 16bit counter, thus 1TB VDEV requires 128kB of memory: (1TB / 16MB) * 2B
47 * 32768 blocks in 16MB. In 32MB we could have 65536 blocks, which is one too
58 * 128MB array of entcounts into 32kB disk blocks, as we don't want to update
60 * We maintain a bitmap where each 32kB disk block within 128MB entcounts array
63 * that reside on a 32kB disk block (32kB / sizeof (uint16_t)).
65 #define BRT_BLOCKSIZE (32 * 1024)
140 * (so the whole array is 128kB). We updated bv_entcount[2] and
142 * be set and we will write only first BRT_BLOCKSIZE out of 128kB.
/freebsd/sys/contrib/openzfs/tests/zfs-tests/tests/functional/block_cloning/
H A Dblock_cloning_lwb_buffer_overflow.ksh32 # Test for LWB buffer overflow with multiple VDEVs ZIL when 128KB
33 # block write is split into two 68KB ones, trying to write maximum
34 # sizes 128KB TX_CLONE_RANGE record with 1022 block pointers into
35 # 68KB buffer.
40 # pointers into 68KB buffer
72 log_must zfs create -o recordsize=32K $TESTPOOL/$TESTFS
75 # an assert is hit when 128KB block write is split into two 68KB ones
77 log_must dd if=/dev/urandom of=/$TESTPOOL/$TESTFS/file1 bs=32K count=1022 \
/freebsd/sys/dev/bhnd/bhndb/
H A Dbhndb_pcireg.h37 * BAR0 size: 8KB
49 * BAR0 size: 16KB
59 * - PCIE (cid=0x820) with ChipCommon (revision >= 32)
60 * BAR0 size: 16KB
71 * BAR0 size: 32KB
84 * 4KB mapping, newer devices will vary.
116 #define BHNDB_PCI_V2_MIN_CHIPC_HWREV 32
131 #define BHNDB_PCI_V0_BAR0_SIZE 0x2000 /* 8KB BAR0 */
146 #define BHNDB_PCI_V1_BAR0_SIZE 0x4000 /* 16KB BAR0 */
161 #define BHNDB_PCI_V2_BAR0_SIZE 0x4000 /* 16KB BAR0 */
[all …]
/freebsd/sys/dts/arm/
H A Dannapurna-alpine.dts49 d-cache-size = <0x8000>; // L1, 32K
50 i-cache-size = <0x8000>; // L1, 32K
62 d-cache-size = <0x8000>; // L1, 32K
63 i-cache-size = <0x8000>; // L1, 32K
75 d-cache-size = <0x8000>; // L1, 32K
76 i-cache-size = <0x8000>; // L1, 32K
88 d-cache-size = <0x8000>; // L1, 32K
89 i-cache-size = <0x8000>; // L1, 32K
147 interrupts = <0 32 4>,
195 interrupt-map = <0x3000 0 0 1 &MPIC 0 32 4>, // USB adapter
[all …]
/freebsd/contrib/file/magic/Magdir/
H A Dvirtual36 >32 ubeshort x %x
38 #>32 ubelong x \b, Version %#8.8x
83 # VHDX_HEADER signature. 1 header is stored at offset 64KB and the other at 128KB
90 # The Checksum field is a CRC-32C hash over the entire 4 KB structure
116 # Log Entry Length must be a multiple of 4 KB
117 >>>(0x10048.q+8) ulelong/1024 >4 \b, EntryLength %u KB
118 # Log Entry Tail must be a multiple of 4 KB
127 #>>>(0x10048.q+32) ubequad x \b, Log id %#llx
137 # VHDX_REGION_TABLE_HEADER Signature 0x69676572~regi at offset 192 KB and 256 KB
140 # region Checksum. CRC-32C hash over the entire 64-KB table
[all …]
/freebsd/sys/x86/x86/
H A Didentcpu.c113 u_int cpu_clflush_line_size = 32;
1390 * http://kb.vmware.com/kb/1009458 in identify_hypervisor_cpuid_base()
1683 cpu_maxphyaddr = (cpu_feature & CPUID_PAE) != 0 ? 36 : 32; in finishidentcpu()
1840 printf("L1 4KB data TLB: %d entries", (regs[1] >> 16) & 0xff); in print_AMD_info()
1843 printf("L1 4KB instruction TLB: %d entries", regs[1] & 0xff); in print_AMD_info()
1872 printf("L2 4KB data TLB: %d entries", in print_AMD_info()
1876 printf("L2 4KB instruction TLB: %d entries", in print_AMD_info()
1880 printf("L2 4KB unified TLB: %d entries", in print_AMD_info()
1984 printf("Instruction TLB: 4 KB pages, 4-way set associative, 32 entries\n"); in print_INTEL_TLB()
1990 printf("Data TLB: 4 KB pages, 4-way set associative, 64 entries\n"); in print_INTEL_TLB()
[all …]
/freebsd/usr.sbin/bhyve/amd64/
H A Dvga.c46 #define KB (1024UL) macro
222 data = (((sc->vga_ram[offset + 0 * 64*KB] >> bit) & 0x1) << 0) | in vga_get_pixel()
223 (((sc->vga_ram[offset + 1 * 64*KB] >> bit) & 0x1) << 1) | in vga_get_pixel()
224 (((sc->vga_ram[offset + 2 * 64*KB] >> bit) & 0x1) << 2) | in vga_get_pixel()
225 (((sc->vga_ram[offset + 3 * 64*KB] >> bit) & 0x1) << 3); in vga_get_pixel()
269 ch = sc->vga_ram[offset + 0 * 64*KB]; in vga_get_text_pixel()
270 attr = sc->vga_ram[offset + 1 * 64*KB]; in vga_get_text_pixel()
293 font = sc->vga_ram[font_offset + 2 * 64*KB]; in vga_get_text_pixel()
352 offset &= (128 * KB - 1); in vga_mem_rd_handler()
359 offset &= (64 * KB - 1); in vga_mem_rd_handler()
[all …]
/freebsd/usr.sbin/fstyp/
H A Dhammer2_disk.h76 * are always 64KB. Logical file buffers are typically 16KB. All data
85 * to optimize storage efficiency. The minimum fragment size is 1KB.
94 * A full indirect block use supports 512 x 128-byte blockrefs in a 64KB
95 * buffer. Indirect blocks down to 1KB are supported to keep small
99 * using 64KB indirect blocks (128 byte refs, 512 or radix 9 per indblk).
165 * <= 512KB. Up to 4 directory entries can be referenced from a directory
168 * Indirect blocks are typically either 4KB (64 blockrefs / ~4MB represented),
169 * or 64KB (1024 blockrefs / ~64MB represented).
229 * 32 level
[all...]
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUPostLegalizerCombiner.cpp56 GISelKnownBits &KB, GISelCSEInfo *CSEInfo,
112 // 33 bits are sign extended and with S_MUL_U64_U32_PSEUDO if the higher 32
132 GISelKnownBits &KB, GISelCSEInfo *CSEInfo, in AMDGPUPostLegalizerCombinerImpl() argument
135 : Combiner(MF, CInfo, TPC, &KB, CSEInfo), RuleConfig(RuleConfig), STI(STI), in AMDGPUPostLegalizerCombinerImpl()
137 Helper(Observer, B, /*IsPreLegalize*/ false, &KB, MDT, LI), in AMDGPUPostLegalizerCombinerImpl()
153 // common case, splitting this into a move and a 32-bit shift is faster and in tryCombineAll()
155 return Helper.tryCombineShiftToUnmerge(MI, 32); in tryCombineAll()
216 if (Ty == LLT::scalar(32) || Ty == LLT::scalar(16)) { in matchUCharToFloat()
219 assert(SrcSize == 16 || SrcSize == 32 || SrcSize == 64); in matchUCharToFloat()
229 const LLT S32 = LLT::scalar(32); in applyUCharToFloat()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/
H A DAArch64O0PreLegalizerCombiner.cpp54 GISelKnownBits &KB, GISelCSEInfo *CSEInfo,
76 GISelKnownBits &KB, GISelCSEInfo *CSEInfo, in AArch64O0PreLegalizerCombinerImpl() argument
79 : Combiner(MF, CInfo, TPC, &KB, CSEInfo), in AArch64O0PreLegalizerCombinerImpl()
80 Helper(Observer, B, /*IsPreLegalize*/ true, &KB), RuleConfig(RuleConfig), in AArch64O0PreLegalizerCombinerImpl()
101 // At -O0 set a maxlen of 32 to inline; in tryCombineAll()
102 unsigned MaxLen = 32; in tryCombineAll()
161 GISelKnownBits *KB = &getAnalysis<GISelKnownBitsAnalysis>().get(MF); in runOnMachineFunction() local
172 AArch64O0PreLegalizerCombinerImpl Impl(MF, CInfo, &TPC, *KB, in runOnMachineFunction()
/freebsd/sys/contrib/device-tree/Bindings/mtd/partitions/
H A Dredboot-fis.txt11 32 KB in size.
16 the FIS directory on this device. On a flash memory with 32KB
H A Dredboot-fis.yaml14 32 KB in size.
28 device. On a flash memory with 32KB eraseblocks, 0 means the first
/freebsd/contrib/bearssl/src/symcipher/
H A Daes_x86ni.c116 * 24 or 32 bytes.
122 const unsigned char *kb; in x86ni_keysched() local
152 kb = key; in x86ni_keysched()
157 t1 = _mm_loadu_si128((const void *)kb); in x86ni_keysched()
172 t1 = _mm_loadu_si128((const void *)kb); in x86ni_keysched()
173 t3 = _mm_loadu_si128((const void *)(kb + 8)); in x86ni_keysched()
182 case 32: in x86ni_keysched()
183 t1 = _mm_loadu_si128((const void *)kb); in x86ni_keysched()
184 t3 = _mm_loadu_si128((const void *)(kb + 16)); in x86ni_keysched()
/freebsd/contrib/llvm-project/llvm/lib/Target/CSKY/MCTargetDesc/
H A DCSKYBaseInfo.h30 AddrMode32B = 1, // ld32.b, ld32.bs, st32.b, st32.bs, +4kb
31 AddrMode32H = 2, // ld32.h, ld32.hs, st32.h, st32.hs, +8kb
32 AddrMode32WD = 3, // ld32.w, st32.w, ld32.d, st32.d, +16kb
33 AddrMode16B = 4, // ld16.b, +32b
35 AddrMode16W = 6, // ld16.w, +128b or +1kb
36 AddrMode32SDF = 7, // flds, fldd, +1kb
/freebsd/sys/dev/iwm/
H A Dif_iwm_fw.h82 #define IWM_FW_PAGING_SIZE (1 << IWM_PAGE_2_EXP_SIZE) /* page size is 4KB */
86 /* don't change, support only 32KB size */
88 /* 32K == 2^15 */
95 /* 2^5 == 32 blocks per image */
97 /* maximum image size 1024KB */
/freebsd/sys/dev/ixgbe/
H A Dixgbe_dcb.h44 #define IXGBE_DCB_MAX_TSO_SIZE (32 * 1024) /* Max TSO pkt size in DCB*/
45 #define IXGBE_DCB_MAX_CREDIT 4095 /* Maximum credit supported: 256KB * 1024 / 64B */
47 /* 513 for 32KB TSO packet */
110 /* PBA[0-7] each use 64KB FIFO */
112 /* PBA[0-3] each use 80KB, PBA[4-7] each use 48KB */
/freebsd/sys/dev/cesa/
H A Dcesa.h36 * CESA is able to process data only in CESA SRAM, which is quite small (2 kB).
39 * packets and each packet can hold about 1.75 kB of data.
49 * Expected average request size: 1.5 kB (Ethernet MTU)
50 * Packets per average request: (1.5 kB / 1.75 kB) = 1
60 /* Values below are optimized for requests containing about 1.5 kB of data */
74 * As CESA supports MD5, SHA1 and SHA-256 this equals to 32 bytes.
76 #define CESA_MAX_HASH_LEN 32
77 #define CESA_MAX_KEY_LEN 32
/freebsd/sys/dev/qat/qat_api/firmware/include/
H A Dicp_qat_hw_20_comp_defs.h17 /* SCB Disabled - Set by FW, located in upper 32bit */
37 /* Reset Bit Mask Disabled - Set by FW , located in upper 32bit */
58 /* Slice Operation Mode (SOM) - Set By FW, located in upper 32bit */
82 /* Skip Hash Read (Set By FW) , located in upper 32bit */
102 /* SCB Unload Disable, located in upper 32bit */
122 /* Disable token fusion, located in upper 32bit */
142 /* LZ4 Block Maximum Size (LBMS). Set by FW , located in upper 32bit */
153 /* LZ4 Block Maximum Size (LBMS) == 64 KB */
155 /* LZ4 Block Maximum Size (LBMS) == 256 KB */
166 /* SCB Mode Reset Mask (Set By FW) , located in upper 32bit */
[all …]
/freebsd/sys/arm64/include/
H A Dvmparam.h97 * When PAGE_SIZE is 4KB, an allocation size of 16MB is supported in order
105 * When PAGE_SIZE is 16KB, an allocation size of 32MB is supported. This
124 * Level 0 reservations consist of 16 pages when PAGE_SIZE is 4KB, and 128
125 * pages when PAGE_SIZE is 16KB. Level 1 reservations consist of 32 64KB
126 * pages when PAGE_SIZE is 4KB, and 16 2M pages when PAGE_SIZE is 16KB.
318 #define ZERO_REGION_SIZE (64 * 1024) /* 64KB */
/freebsd/sys/contrib/device-tree/src/arm64/xilinx/
H A Dzynqmp-sm-k26-revA.dts147 reg = <0x0 0x80000>; /* 512KB */
153 reg = <0x80000 0x80000>; /* 512KB */
159 reg = <0x100000 0x20000>; /* 128KB */
163 reg = <0x120000 0x20000>; /* 128KB */
167 reg = <0x140000 0xC0000>; /* 768KB */
175 reg = <0xF00000 0x80000>; /* 512KB */
185 reg = <0x1C80000 0x80000>; /* 512KB */
207 reg = <0x2200000 0x20000>; /* 128KB */
211 reg = <0x2220000 0x20000>; /* 128KB */
215 reg = <0x2240000 0x40000>; /* 256B but 256KB secto
[all...]
/freebsd/sys/contrib/device-tree/src/powerpc/
H A Dxcalibur1501.dts33 d-cache-line-size = <32>; // 32 bytes
34 i-cache-line-size = <32>; // 32 bytes
35 d-cache-size = <0x8000>; // L1, 32K
36 i-cache-size = <0x8000>; // L1, 32K
46 d-cache-line-size = <32>; // 32 bytes
47 i-cache-line-size = <32>; // 32 bytes
48 d-cache-size = <0x8000>; // L1, 32K
49 i-cache-size = <0x8000>; // L1, 32K
92 reg = <0x7f00000 0x40000>; /* 256 KB */
96 reg = <0x7f40000 0x40000>; /* 256 KB */
[all …]
H A Dxpedite5301.dts34 d-cache-line-size = <32>; // 32 bytes
35 i-cache-line-size = <32>; // 32 bytes
36 d-cache-size = <0x8000>; // L1, 32K
37 i-cache-size = <0x8000>; // L1, 32K
47 d-cache-line-size = <32>; // 32 bytes
48 i-cache-line-size = <32>; // 32 bytes
49 d-cache-size = <0x8000>; // L1, 32K
50 i-cache-size = <0x8000>; // L1, 32K
92 reg = <0x7f00000 0x40000>; /* 256 KB */
96 reg = <0x7f40000 0x40000>; /* 256 KB */
[all …]
/freebsd/contrib/llvm-project/compiler-rt/lib/builtins/hexagon/
H A Dfastmath2_dlib_asm.S36 hi = (int) (mant>>32);
233 hia = (int)(a >> 32);
235 hib = (int)(b >> 32);
242 hi = (int) (mant>>32);
270 #define kb R9 macro
307 kb = clb(mantexpd) define
313 exp = sub(exp, kb)
314 kb = add(kb, #-1) define
315 p0 = cmp.gt(kb, guard)
319 mantexpa = asl(mantexpd, kb)
[all …]
/freebsd/sys/dev/qlnx/qlnxe/
H A Diwarp_common.h42 #define IWARP_SHARED_QUEUE_PAGE_SIZE (0x8000) //32KB page for Shared Queue Page
43 #define IWARP_SHARED_QUEUE_PAGE_RQ_PBL_OFFSET (0x4000) //First 12KB of Shared Queue Page is reserv…
44 #define IWARP_SHARED_QUEUE_PAGE_RQ_PBL_MAX_SIZE (0x1000) //Max RQ PBL Size is 4KB
46 #define IWARP_SHARED_QUEUE_PAGE_SQ_PBL_MAX_SIZE (0x3000) //Max SQ PBL Size is 12KB

12345678910>>...22