Home
last modified time | relevance | path

Searched full:297 (Results 1 – 25 of 139) sorted by relevance

123456

/linux/arch/sparc/include/asm/
H A Dvisasm.h18 be,pt %icc, 297f; \
19 sethi %hi(297f), %g7; \
22 or %g7, %lo(297f), %g7; \
23 297: wr %g0, FPRS_FEF, %fprs; \
40 be,pt %icc, 297f; \
43 297: wr %o5, FPRS_FEF, %fprs;
/linux/arch/arm64/boot/dts/freescale/
H A Dimx8qxp-ss-img.dtsi34 interrupts = <GIC_SPI 297 IRQ_TYPE_LEVEL_HIGH>,
H A Dimx8dxl-ss-adma.dtsi153 <GIC_SPI 297 IRQ_TYPE_LEVEL_HIGH>,
/linux/drivers/clk/hisilicon/
H A Dcrg-hi3516cv300.c50 { HI3516CV300_FIXED_297M, "297m", NULL, 0, 297000000, },
56 "24m", "83.3m", "148.5m", "198m", "297m"
/linux/arch/sparc/kernel/syscalls/
H A Dsyscall.tbl361 297 32 pselect6 sys_pselect6_time32 compat_sys_pselect6_time32
362 297 64 pselect6 sys_pselect6
/linux/tools/perf/arch/sparc/entry/syscalls/
H A Dsyscall.tbl361 297 32 pselect6 sys_pselect6_time32 compat_sys_pselect6_time32
362 297 64 pselect6 sys_pselect6
/linux/drivers/gpu/drm/renesas/rcar-du/
H A Drcar_dw_hdmi.c46 * The maximum supported clock frequency is 297 MHz, as shown in the PHY in rcar_hdmi_mode_valid()
/linux/include/dt-bindings/clock/
H A Dexynos5250.h101 #define CLK_I2C3 297
H A Dtegra30-car.h262 /* 297 */
H A Dexynos4.h135 #define CLK_SDMMC0 297
H A Dqcom,gcc-mdm9615.h307 #define USB_HS3_XCVR_CLK 297
H A Dtegra194-clock.h292 #define TEGRA194_CLK_PVA0_VPS 297
H A Dqcom,gcc-msm8960.h305 #define USB_HS3_XCVR_CLK 297
H A Dqcom,gcc-msm8974.h306 #define GCC_CE1_AXI_CLK_SLEEP_ENA 297
H A Drk3568-cru.h361 #define CLK_UART4_SRC 297
760 #define SRST_IEP_CORE 297
H A Dqcom,gcc-apq8084.h306 #define GCC_UFS_RX_SYMBOL_0_CLK 297
H A Dtegra114-car.h329 /* 297 */
H A Dimx8mp-clock.h303 #define IMX8MP_SYS_PLL2_50M_CG 297
H A Dtegra124-car-common.h328 /* 297 */
/linux/Documentation/devicetree/bindings/i3c/
H A Drenesas,i3c.yaml157 <GIC_SPI 297 IRQ_TYPE_EDGE_RISING>,
/linux/Documentation/devicetree/bindings/net/
H A Drenesas,r8a779f0-ether-switch.yaml190 <GIC_SPI 297 IRQ_TYPE_LEVEL_HIGH>,
/linux/include/dt-bindings/reset/
H A Dqcom,ipq5424-gcc.h306 #define GCC_UNIPHY2_XPCS_ARES 297
/linux/include/dt-bindings/arm/
H A Dqcom,ids.h148 #define QCOM_ID_MDM9207 297
/linux/arch/arm/mm/
H A Dcache-v4wb.S40 * 65536 296 297 296 351 358 361
/linux/drivers/net/ethernet/broadcom/bnx2x/
H A Dbnx2x_fw_defs.h221 (IRO[297].base + ((pfId) * IRO[297].m1))

123456