Home
last modified time | relevance | path

Searched +full:256 +full:k (Results 1 – 25 of 1070) sorted by relevance

12345678910>>...43

/linux/lib/raid6/
H A Dmktables.c55 int i, j, k; in main() local
57 uint8_t exptbl[256], invtbl[256]; in main()
65 printf("\nconst u8 __attribute__((aligned(256)))\n" in main()
66 "raid6_gfmul[256][256] =\n" in main()
68 for (i = 0; i < 256; i++) { in main()
70 for (j = 0; j < 256; j += 8) { in main()
72 for (k = 0; k < 8; k++) in main()
73 printf("0x%02x,%c", gfmul(i, j + k), in main()
74 (k == 7) ? '\n' : ' '); in main()
84 printf("\nconst u8 __attribute__((aligned(256)))\n" in main()
[all …]
/linux/arch/powerpc/include/asm/
H A Dpage.h19 * On regular PPC32 page size is 4K (but we support 4K/16K/64K/256K pages
20 * on PPC44x and 4K/16K on 8xx). For PPC64 we support either 4K or 64K software
21 * page size. When using 64K pages however, whether we are really supporting
22 * 64K pages in HW or not is irrelevant to those definitions.
34 #define HPAGE_SHIFT 19 /* 512k pages */
136 * virtual_base = ALIGN_DOWN(KERNELBASE,256M) +
137 * MODULO(_stext.run,256M)
140 * ALIGN_DOWN(_stext.run,256M) => ALIGN_DOWN(KERNELBASE,256M)
174 * = ALIGN_DOWN(KERNELBASE,256M) +
175 * MODULO(PHYSICAL_START,256M)
[all …]
H A Dhighmem.h39 * We use one full pte table with 4K pages. And with 16K/64K/256K pages pte
42 * in case of 16K/64K/256K page sizes.
/linux/lib/
H A Dstring_kunit.c22 unsigned i, j, k; in string_test_memset16() local
25 p = kunit_kzalloc(test, 256 * 2 * 2, GFP_KERNEL); in string_test_memset16()
28 for (i = 0; i < 256; i++) { in string_test_memset16()
29 for (j = 0; j < 256; j++) { in string_test_memset16()
30 memset(p, 0xa1, 256 * 2 * sizeof(v)); in string_test_memset16()
32 for (k = 0; k < 512; k++) { in string_test_memset16()
33 v = p[k]; in string_test_memset16()
34 if (k < i) { in string_test_memset16()
36 "i:%d j:%d k:%d", i, j, k); in string_test_memset16()
37 } else if (k < i + j) { in string_test_memset16()
[all …]
/linux/tools/thermal/tmon/
H A Dsysfs.c89 ret = fscanf(fd, "%256s", str); in sysfs_get_string()
124 char filename[256]; in get_trip_point_data()
125 char temp_str[256]; in get_trip_point_data()
202 char cdev_name_linked[256]; in find_tzone_cdev()
284 char tz_name[256]; in scan_tzones()
285 int i, j, n, k = 0; in scan_tzones() local
292 snprintf(tz_name, 256, "%s/%s%d", THERMAL_SYSFS, TZONE, i); in scan_tzones()
304 sysfs_get_string(tz_name, "type", ptdata.tzi[k].type); in scan_tzones()
305 ptdata.tzi[k].instance = i; in scan_tzones()
308 ptdata.tzi[k].nr_cdev = 0; in scan_tzones()
[all …]
/linux/kernel/trace/
H A Dpid_list.h17 * array of 256 pointers (1 or 2K in size) to "upper_chunk" unions, where
18 * each has an array of 256 pointers (1 or 2K in size) to the "lower_chunk"
19 * structures, where each has an array of size 2K bytes representing a bitmask
20 * of the 14 LSB of the PID (256 * 8 = 2048)
22 * When a trace_pid_list is allocated, it includes the 256 pointer array
37 * bitmask (made up of 2K bytes).
70 unsigned long data[LOWER_SIZE]; // 2K in size
75 union lower_chunk *data[UPPER2_SIZE]; // 1 or 2K in size
81 union upper_chunk *upper[UPPER1_SIZE]; // 1 or 2K in size
/linux/include/uapi/linux/
H A Dkeyboard.h20 #define NR_KEYS 256
21 #define MAX_NR_KEYMAPS 256
24 #define MAX_NR_OF_USER_KEYMAPS 256 /* should be at least 7 */
27 #define MAX_NR_FUNC 256 /* max nr of strings assigned to keys */
45 #define K(t,v) (((t)<<8)|(v)) macro
49 #define K_F1 K(KT_FN,0)
50 #define K_F2 K(KT_FN,1)
51 #define K_F3 K(KT_FN,2)
52 #define K_F4 K(KT_FN,3)
53 #define K_F5 K(KT_FN,4)
[all …]
/linux/Documentation/devicetree/bindings/pci/
H A Dnvidia,tegra194-pcie.yaml161 a) speed is Gen-2 and MPS is 256B
268 reg = <0x0 0x14180000 0x0 0x00020000>, /* appl registers (128K) */
269 <0x0 0x38000000 0x0 0x00040000>, /* configuration space (256K) */
270 <0x0 0x38040000 0x0 0x00040000>, /* iATU_DMA reg space (256K) */
271 <0x0 0x38080000 0x0 0x00040000>; /* DBI reg space (256K) */
334 reg = <0x00 0x14160000 0x0 0x00020000>, /* appl registers (128K) */
335 <0x00 0x36000000 0x0 0x00040000>, /* configuration space (256K) */
336 <0x00 0x36040000 0x0 0x00040000>, /* iATU_DMA reg space (256K) */
337 <0x00 0x36080000 0x0 0x00040000>, /* DBI reg space (256K) */
338 <0x24 0x30000000 0x0 0x10000000>; /* ECAM (256MB) */
/linux/drivers/mtd/tests/
H A Dsubpagetest.c81 int err = 0, k; in write_eraseblock2() local
84 for (k = 1; k < 33; ++k) { in write_eraseblock2()
85 if (addr + (subpgsize * k) > (loff_t)(ebnum + 1) * mtd->erasesize) in write_eraseblock2()
87 prandom_bytes_state(&rnd_state, writebuf, subpgsize * k); in write_eraseblock2()
88 err = mtd_write(mtd, addr, subpgsize * k, &written, writebuf); in write_eraseblock2()
89 if (unlikely(err || written != subpgsize * k)) { in write_eraseblock2()
92 if (written != subpgsize * k) { in write_eraseblock2()
94 subpgsize * k); in write_eraseblock2()
100 addr += subpgsize * k; in write_eraseblock2()
181 int err = 0, k; in verify_eraseblock2() local
[all …]
/linux/arch/microblaze/include/asm/
H A Dhighmem.h36 * We use one full pte table with 4K pages. And with 16K/64K/256K pages pte
39 * in case of 16K/64K/256K page sizes.
/linux/arch/powerpc/
H A DKconfig39 # consume "normal" amounts of address space. Book3S 64 only supports 64K
40 # and 4K page sizes.
41 default 29 if PPC_BOOK3S_64 && PPC_64K_PAGES # 29 = 45 (32T) - 16 (64K)
42 default 33 if PPC_BOOK3S_64 # 33 = 45 (32T) - 12 (4K)
46 # of address space (2^44). Only 4K page sizes are supported.
47 default 32 if 64BIT # 32 = 44 (16T) - 12 (4K)
54 default 14 if 64BIT && PPC_64K_PAGES # 14 = 30 (1GB) - 16 (64K)
55 default 18 if 64BIT # 18 = 30 (1GB) - 12 (4K)
63 default 11 if PPC_256K_PAGES # 11 = 29 (512MB) - 18 (256K)
64 default 13 if PPC_64K_PAGES # 13 = 29 (512MB) - 16 (64K)
[all …]
/linux/drivers/misc/cxl/
H A Dhcalls.h15 #define SG_MAX_ENTRIES 256
43 u8 applicationVirtualIsnBitmap[256];
94 * Parameter2 = 4K aligned real address of error buffer, to be filled in
95 * Parameter3 = length of error buffer, valid values are 4K or less
106 * Parameter3 = 4K aligned real address of configuration record buffer,
108 * Parameter4 = length of configuration buffer, valid values are 4K or less
124 * Parameter2 = 4K naturally aligned real buffer containing block
127 * values are between 0 and 256
177 * Parameter1 = 4K naturally aligned real buffer containing block
180 * values are between 0 and 256
/linux/tools/power/x86/intel-speed-select/
H A Disst-display.c88 static char delimiters[256]; in format_and_print_txt()
115 static char delimiters[256]; in format_and_print()
147 int k = 0; in format_and_print() local
150 k += snprintf(&delimiters[k], in format_and_print()
151 sizeof(delimiters) - k, in format_and_print()
171 char header[256]; in print_package_info()
214 static char header[256]; in _isst_pbf_display_information()
260 char header[256]; in _isst_fact_display_information()
261 char value[256]; in _isst_fact_display_information()
334 char value[256]; in isst_ctdp_display_core_info()
[all …]
/linux/drivers/net/ethernet/intel/i40e/
H A Di40e_txrx.h11 #define I40E_DEFAULT_IRQ_WORK 256
100 #define I40E_RXBUFFER_256 256
109 * we could have is 1K.
121 * use a 2K buffer for receives and need 1536/1534 to store the data for
126 * Note: For cache line sizes 256 or larger this value is going to end
148 /* If a 2K buffer cannot handle a standard Ethernet frame then in i40e_skb_pad()
149 * optimize padding for a 3K buffer instead of a 1.5K buffer. in i40e_skb_pad()
151 * For a 3K buffer we need to add enough padding to allow for in i40e_skb_pad()
204 /* The size limit for a transmit buffer in a descriptor is (16K - 1).
206 * the nearest 4K which represents our maximum read request size.
[all …]
/linux/lib/crypto/
H A Dgf128mul.c129 static const u16 gf128mul_table_le[256] = gf128mul_dat(xda_le);
130 static const u16 gf128mul_table_be[256] = gf128mul_dat(xda_be);
266 /* This version uses 64k bytes of table space.
270 the 256 16 byte values that result from the 256 values
283 int i, j, k; in gf128mul_init_64k_bbe() local
303 for (j = 2; j < 256; j += j) in gf128mul_init_64k_bbe()
304 for (k = 1; k < j; ++k) in gf128mul_init_64k_bbe()
305 be128_xor(&t->t[i]->t[j + k], in gf128mul_init_64k_bbe()
306 &t->t[i]->t[j], &t->t[i]->t[k]); in gf128mul_init_64k_bbe()
345 /* This version uses 4k bytes of table space.
[all …]
/linux/drivers/isdn/mISDN/
H A Ddsp_audio.c21 s32 dsp_audio_ulaw_to_s32[256];
23 s32 dsp_audio_alaw_to_s32[256];
33 u8 dsp_audio_alaw_to_ulaw[256];
35 static u8 dsp_audio_ulaw_to_alaw[256];
107 static int exp_lut[256] = { in linear2ulaw()
144 for (i = 0; i < 256; i++) in dsp_audio_generate_law_tables()
147 for (i = 0; i < 256; i++) in dsp_audio_generate_law_tables()
150 for (i = 0; i < 256; i++) { in dsp_audio_generate_law_tables()
184 u8 dsp_audio_law2seven[256];
193 int i, j, k; in dsp_audio_generate_seven() local
[all …]
/linux/Documentation/admin-guide/device-mapper/
H A Dunstriped.rst48 CHUNK=256
87 The current LBA model has a RAID 0 128k chunk on each core, resulting
88 in a 256k stripe across the two cores::
93 | LBA 0 | | LBA 256|
118 dmsetup create nvmset0 --table '0 512 unstriped 2 256 0 /dev/nvme0n1 0'
119 dmsetup create nvmset1 --table '0 512 unstriped 2 256 1 /dev/nvme0n1 0'
127 unstriped on top of striped with 4 drives using 128K chunk size
132 dmsetup create raid_disk0 --table '0 512 unstriped 4 256 0 /dev/mapper/striped 0'
133 dmsetup create raid_disk1 --table '0 512 unstriped 4 256 1 /dev/mapper/striped 0'
134 dmsetup create raid_disk2 --table '0 512 unstriped 4 256 2 /dev/mapper/striped 0'
[all …]
/linux/drivers/net/wireless/intel/iwlwifi/
H A Diwl-fh.h37 * of the buffer, which must be 4K aligned. Once this is set up, the device
42 * 31-0: Keep-warm buffer physical base address [35:4], must be 4K aligned
53 * bytes from one another. Each TFD circular buffer in DRAM must be 256-byte
59 * 27-0: TFD CB physical base address [35:8], must be 256-byte aligned
97 * Define the maximum transfer size. (64 / 128 / 256)
160 * 1) Receive Buffer Descriptor (RBD) circular buffer (CB), typically with 256
163 * (typically 4K, although 8K or 16K are also selectable by driver).
168 * 27-0: Receive Buffer physical address bits [35:8], 256-byte aligned
210 * Due to this, the maximum number of filled RBs is 255, instead of 256. To
229 * 27-0: RBD CD physical base address [35:8], must be 256-byte aligned.
[all …]
/linux/tools/testing/radix-tree/
H A Dmultiorder.c51 for (j = 0; j < 256; j++) { in multiorder_iteration()
97 for (j = 0; j < 256; j++) { in multiorder_tagged_iteration()
98 int k; in multiorder_tagged_iteration() local
101 for (k = i; index[k] < tag_index[i]; k++) in multiorder_tagged_iteration()
103 if (j <= (index[k] | ((1 << order[k]) - 1))) in multiorder_tagged_iteration()
110 for (k = i; index[k] < tag_index[i]; k++) in multiorder_tagged_iteration()
112 mask = (1UL << order[k]) - 1; in multiorder_tagged_iteration()
117 assert(item->order == order[k]); in multiorder_tagged_iteration()
125 for (j = 0; j < 256; j++) { in multiorder_tagged_iteration()
126 int mask, k; in multiorder_tagged_iteration() local
[all …]
/linux/drivers/s390/char/
H A Dkeyboard.c55 'k', /* dead_ogonek */
157 int i, j, k; in kbd_ascebc() local
159 memset(ascebc, 0x40, 256); in kbd_ascebc()
165 k = ((i & 1) << 7) + j; in kbd_ascebc()
169 ascebc[KVAL(keysym)] = k; in kbd_ascebc()
171 ascebc[ret_diacr[KVAL(keysym)]] = k; in kbd_ascebc()
184 int i, j, k;
186 memset(ebcasc, ' ', 256);
193 k = ((i & 1) << 7) + j;
196 ebcasc[k] = KVAL(keysym);
[all …]
/linux/Documentation/devicetree/bindings/mtd/
H A Djedec,spi-nor.yaml22 n25q(32b|064|128a11|128a13|256a|512a|164k)))|\
24 everspin,mr25h(10|40|128|256)|\
27 (spansion,)?s25fl(128s|256s1|512s|008k|064k|164k)|\
32 (winbond,)?w25q(16|32(w|dw)?|64(dw)?|80bl|128(fw)?|256))$"
/linux/tools/testing/kunit/test_data/
H A Dtest_is_test_passed-no_tests_run_no_header.log11 PID hash table entries: 256 (order: -1, 2048 bytes)
14 Memory: 27868K/56932K available (1681K kernel code, 480K rwdata, 400K rodata, 89K init, 205K bss, 2…
26 futex hash table entries: 256 (order: 0, 6144 bytes)
/linux/arch/x86/kernel/cpu/
H A Dintel.c611 else if (l2 == 256) in init_intel()
656 * One has 256kb of cache, the other 512. We have no way in intel_size_cache()
658 * for the 512kb model, and assume 256 otherwise. in intel_size_cache()
661 size = 256; in intel_size_cache()
665 * 16K cache with a 16 byte cache line and 256 lines per tag in intel_size_cache()
704 { 0x52, TLB_INST_ALL, 256, " TLB_INST 4 KByte and 2-MByte or 4-MByte pages" },
712 { 0x5d, TLB_DATA_4K_4M, 256, " TLB_DATA 4 KByte and 4 MByte pages" },
715 { 0x6b, TLB_DATA_4K, 256, " TLB_DATA 4 KByte pages, 8-way associative" },
723 { 0xb4, TLB_DATA_4K, 256, " TLB_DATA 4 KByte pages, 4-way associative" },
736 unsigned char k; in intel_tlb_lookup() local
[all …]
/linux/arch/arm64/boot/dts/nvidia/
H A Dtegra234.dtsi46 <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>,
3548 snps,blen = <256 128 64 32>;
3590 snps,blen = <256 128 64 32>;
3632 snps,blen = <256 128 64 32>;
4432 reg = <0x00 0x140a0000 0x0 0x00020000>, /* appl registers (128K) */
4433 <0x00 0x2a000000 0x0 0x00040000>, /* configuration space (256K) */
4434 <0x00 0x2a040000 0x0 0x00040000>, /* iATU_DMA reg space (256K) */
4435 <0x00 0x2a080000 0x0 0x00040000>, /* DBI reg space (256K) */
4436 <0x35 0x30000000 0x0 0x10000000>; /* ECAM (256MB) */
4486 reg = <0x00 0x140c0000 0x0 0x00020000>, /* appl registers (128K) */
[all …]
/linux/drivers/media/usb/pwc/
H A Dpwc-dec23.c60 for (i = 0; i < 256; i++) { in build_subblock_pattern()
77 for (byte = 0; byte < 256; byte++) { in build_bit_powermask_table()
90 unsigned char p8004[16][256]) in build_table_color() argument
92 int compression_mode, j, k, bit, pw; in build_table_color() local
104 for (k = 0; k < 16; k++) { in build_table_color()
105 if (k == 0) in build_table_color()
107 else if (k >= 1 && k < 3) in build_table_color()
109 else if (k >= 3 && k < 6) in build_table_color()
111 else if (k >= 6 && k < 10) in build_table_color()
113 else if (k >= 10 && k < 13) in build_table_color()
[all …]

12345678910>>...43