Home
last modified time | relevance | path

Searched +full:21 +full:v (Results 1 – 25 of 755) sorted by relevance

12345678910>>...31

/linux/arch/alpha/kernel/
H A Dentry.S70 stq $21, 88($sp)
88 .cfi_rel_offset $21, 88
103 ldq $21, 152($sp)
109 subq $20, $21, $20
113 stq $21, HAE_CACHE($19)
114 stq $21, 0($20)
117 ldq $21, 88($sp)
137 .cfi_restore $21
275 stq $21, 168($sp)
302 .cfi_rel_offset $21, 21*8
[all …]
/linux/drivers/staging/media/sunxi/cedrus/
H A Dcedrus_regs.h13 #define SHIFT_AND_MASK_BITS(v, h, l) \ argument
14 (((unsigned long)(v) << (l)) & GENMASK(h, l))
39 #define VE_MODE_PIC_WIDTH_MORE_2048 BIT(21)
104 #define VE_DEC_MPEG_MP12HDR_TOP_FIELD_FIRST(v) \ argument
105 ((v) ? BIT(7) : 0)
106 #define VE_DEC_MPEG_MP12HDR_FRAME_PRED_FRAME_DCT(v) \ argument
107 ((v) ? BIT(6) : 0)
108 #define VE_DEC_MPEG_MP12HDR_CONCEALMENT_MOTION_VECTORS(v) \ argument
109 ((v) ? BIT(5) : 0)
110 #define VE_DEC_MPEG_MP12HDR_Q_SCALE_TYPE(v) \ argument
[all …]
/linux/tools/testing/selftests/drivers/net/hw/
H A Dhw_stats_l3.sh58 vlan_create $h1 200 v$h1 192.0.2.1/28 2001:db8:1::1/64
59 ip route add 192.0.2.16/28 vrf v$h1 nexthop via 192.0.2.2
60 ip -6 route add 2001:db8:2::/64 vrf v$h1 nexthop via 2001:db8:1::2
65 ip -6 route del 2001:db8:2::/64 vrf v$h1 nexthop via 2001:db8:1::2
66 ip route del 192.0.2.16/28 vrf v$h1 nexthop via 192.0.2.2
74 vlan_create $h2 200 v$h2 192.0.2.18/28 2001:db8:2::1/64
75 ip route add 192.0.2.0/28 vrf v$h2 nexthop via 192.0.2.17
76 ip -6 route add 2001:db8:1::/64 vrf v$h2 nexthop via 2001:db8:2::2
81 ip -6 route del 2001:db8:1::/64 vrf v$h2 nexthop via 2001:db8:2::2
82 ip route del 192.0.2.0/28 vrf v$h2 nexthop via 192.0.2.17
[all …]
/linux/include/linux/spi/
H A Dmxs-spi.h28 #define BM_SSP_CTRL0_WAIT_FOR_IRQ (1 << 21)
38 #define BM_SSP_CMD0_CONT_CLKING_EN (1 << 21)
58 #define BF_SSP_TIMING_CLOCK_DIVIDE(v) \ argument
59 (((v) << 8) & BM_SSP_TIMING_CLOCK_DIVIDE)
62 #define BF_SSP_TIMING_CLOCK_RATE(v) \ argument
63 (((v) << 0) & BM_SSP_TIMING_CLOCK_RATE)
75 #define BM_SSP_CTRL1_FIFO_UNDERRUN_IRQ (1 << 21)
86 #define BF_SSP_CTRL1_WORD_LENGTH(v) \ argument
87 (((v) << 4) & BM_SSP_CTRL1_WORD_LENGTH)
93 #define BF_SSP_CTRL1_SSP_MODE(v) \ argument
[all …]
/linux/arch/mips/include/asm/
H A Dmipsmtregs.h121 #define VPECONTROL_YSI_SHIFT 21
129 #define VPECONF0_XTC_SHIFT 21
152 #define TCSTATUS_TDS_SHIFT 21
172 #define TCBIND_CURTC_SHIFT 21
195 _ASM_INSN32_IF_MM(0x0000157C | __rt << 21))
220 _ASM_INSN32_IF_MM(0x0000357C | __rt << 21))
249 _ASM_INSN32_IF_MM(0x0000057C | __rt << 21))
274 _ASM_INSN32_IF_MM(0x0000257C | __rt << 21))
313 _ASM_INSN32_IF_MM(0x0000000E | __rt << 21 | \
337 _ASM_INSN32_IF_MM(0x0000040E | __rt << 21 | \
[all …]
/linux/include/linux/usb/
H A Dpd_vdo.h118 * <22:21> :: connector type (SVDM version 2.0+ only; set to zero in version 1.0)
147 #define IDH_CONN_MASK GENMASK(22, 21)
151 | (is_modal) << 26 | ((dfp) & 0x7) << 23 | ((conn) & 0x3) << 21 \
158 #define PD_IDH_CONN_TYPE(vdo) (((vdo) >> 21) & 0x3)
185 * <21:11> :: Reserved
248 * <21:5> :: Reserved
287 * <23:21> :: VDO version
293 * <10:9> :: Maximum Vbus voltage (00b == 20V, 01b == 30V, 10b == 40V, 11b == 50V)
303 * <23:21> :: VDO version
309 * <10:9> :: Maximum Vbus voltage (00b == 20V, 01b == 30V, 10b == 40V, 11b == 50V)
[all …]
/linux/drivers/media/platform/sunxi/sun8i-a83t-mipi-csi2/
H A Dsun8i_a83t_mipi_csi2_reg.h31 #define SUN8I_A83T_MIPI_CSI2_INT_STA0_LINE_SEQ_ERR_DT1 BIT(21)
56 #define SUN8I_A83T_MIPI_CSI2_INT_STA1_LINE_SEQ_ERR_DT5 BIT(21)
86 #define SUN8I_A83T_MIPI_CSI2_INT_MSK0_LINE_SEQ_ERR_DT1 BIT(21)
134 #define SUN8I_A83T_MIPI_CSI2_CFG_SYNC_DLY_CYCLE(v) (((v) << 18) & \ argument
136 #define SUN8I_A83T_MIPI_CSI2_CFG_N_CHANNEL(v) ((((v) - 1) << 16) & \ argument
138 #define SUN8I_A83T_MIPI_CSI2_CFG_N_LANE(v) ((((v) - 1) << 4) & \ argument
/linux/drivers/media/radio/
H A Dradio-tea5777.c31 #define TEA5777_AM_IF 21 /* kHz */
57 #define TEA5777_W_PEN1_MASK (1LL << 21)
58 #define TEA5777_W_PEN1_SHIFT 21
131 #define TEA5777_R_FM_STEREO_MASK (0x01 << 21)
132 #define TEA5777_R_FM_STEREO_SHIFT 21
255 struct v4l2_capability *v) in vidioc_querycap() argument
259 strscpy(v->driver, tea->v4l2_dev->name, sizeof(v->driver)); in vidioc_querycap()
260 strscpy(v->card, tea->card, sizeof(v->card)); in vidioc_querycap()
261 strlcat(v->card, " TEA5777", sizeof(v->card)); in vidioc_querycap()
262 strscpy(v->bus_info, tea->bus_info, sizeof(v->bus_info)); in vidioc_querycap()
[all …]
/linux/include/dt-bindings/usb/
H A Dpd.h105 * <22:21> :: connector type (SVDM version 2.0+ only; set to zero in version 1.0)
134 | (is_modal) << 26 | ((dfp) & 0x7) << 23 | ((conn) & 0x3) << 21 \
159 * <21:11> :: Reserved
220 * <21:5> :: Reserved
257 * <23:21> :: VDO version
263 * <10:9> :: Maximum Vbus voltage (00b == 20V, 01b == 30V, 10b == 40V, 11b == 50V)
273 * <23:21> :: VDO version
279 * <10:9> :: Maximum Vbus voltage (00b == 20V, 01b == 30V, 10b == 40V, 11b == 50V)
347 (((hw) & 0xf) << 28 | ((fw) & 0xf) << 24 | ((ver) & 0x7) << 21 \
351 (((hw) & 0xf) << 28 | ((fw) & 0xf) << 24 | ((ver) & 0x7) << 21 \
[all …]
/linux/drivers/media/platform/sunxi/sun6i-csi/
H A Dsun6i_csi_reg.h18 #define SUN6I_CSI_EN_PTN_CYCLE(v) (((v) << 16) & GENMASK(23, 16)) argument
29 #define SUN6I_CSI_IF_CFG_FIELD_DT_PCLK_SHIFT(v) (((v) << 24) & GENMASK(27, 24)) argument
30 #define SUN6I_CSI_IF_CFG_SRC_TYPE_PROGRESSIVE (0 << 21)
31 #define SUN6I_CSI_IF_CFG_SRC_TYPE_INTERLACED (1 << 21)
57 #define SUN6I_CSI_CAP_MASK(v) (((v) << 2) & GENMASK(5, 2)) argument
70 #define SUN6I_CSI_CH_CFG_PAD_VAL(v) (((v) << 24) & GENMASK(31, 24)) argument
71 #define SUN6I_CSI_CH_CFG_INPUT_FMT(v) (((v) << 20) & GENMASK(23, 20)) argument
72 #define SUN6I_CSI_CH_CFG_OUTPUT_FMT(v) (((v) << 16) & GENMASK(19, 16)) argument
78 #define SUN6I_CSI_CH_CFG_INPUT_YUV_SEQ(v) (((v) << 8) & GENMASK(9, 8)) argument
160 #define SUN6I_CSI_CH_FLD1_VSIZE_VER_LEN(v) (((v) << 16) & GENMASK(28, 16)) argument
[all …]
/linux/drivers/gpu/drm/exynos/
H A Dregs-scaler.h152 #define SCALER_INT_EN_ILLEGAL_DST_WIDTH (1 << 21)
180 #define SCALER_INT_STATUS_ILLEGAL_DST_WIDTH (1 << 21)
206 #define SCALER_SRC_CFG_SET_BYTE_SWAP(v) SCALER_SET(v, 6, 5) argument
208 #define SCALER_SRC_CFG_SET_COLOR_FORMAT(v) SCALER_SET(v, 4, 0) argument
232 #define SCALER_SRC_SPAN_SET_C_SPAN(v) SCALER_SET(v, 29, 16) argument
234 #define SCALER_SRC_SPAN_SET_Y_SPAN(v) SCALER_SET(v, 13, 0) argument
238 #define SCALER_SRC_Y_POS_SET_YH_POS(v) SCALER_SET(v, 31, 16) argument
240 #define SCALER_SRC_Y_POS_SET_YV_POS(v) SCALER_SET(v, 15, 0) argument
244 #define SCALER_SRC_WH_SET_WIDTH(v) SCALER_SET(v, 29, 16) argument
246 #define SCALER_SRC_WH_SET_HEIGHT(v) SCALER_SET(v, 13, 0) argument
[all …]
/linux/drivers/comedi/drivers/
H A Ddac02.c35 * 0 to 5V 0 21 to 22 24
37 * 0 to 10V 0 20 to 22 24
39 * +/-5V 0 21 to 22 23
41 * +/-10V 0 20 to 22 23
43 * 4 to 20mA 0 21 to 22 25
/linux/drivers/net/wan/
H A Dfarsync.h5 * Actually sync driver for X.21, V.35 and V.24 on FarSync T-series cards
24 * speed frame shifter mode. This is sometimes referred to as X.21 mode
25 * which is a complete misnomer as the card continues to support V.24 and
26 * V.35 as well as X.21.
106 unsigned int v24IpSts; /* V.24 control input status */
107 unsigned int v24OpSts; /* V.24 control output status */
206 #define IPSTS_CTS 0x00000001 /* Clear To Send (Indicate for X.21) */
214 #define OPSTS_RTS 0x00000001 /* Request To Send (Control for X.21) */
/linux/tools/usb/
H A Dhcd-tests.sh115 do_test -t 14 -c 15000 -s 256 -v 1
117 echo "test 21: control writes, unaligned"
118 do_test -t 21 -c 100 -s 256 -v 1
129 do_test -t 3 -v 421
144 do_test -t 7 -v 579
147 do_test -t 7 -v 41
150 do_test -t 7 -v 63
167 # do_test -t 15 -g 3 -v 0
169 do_test -t 15 -g 8 -v 0
176 do_test -t 22 -g 8 -v 0
[all …]
/linux/drivers/staging/media/sunxi/sun6i-isp/
H A Dsun6i_isp_reg.h21 #define SUN6I_ISP_FE_CFG_SRC0_MODE(v) (((v) << 8) & GENMASK(9, 8)) argument
22 #define SUN6I_ISP_FE_CFG_SRC1_MODE(v) (((v) << 16) & GENMASK(17, 16)) argument
33 #define SUN6I_ISP_FE_CTRL_OUTPUT_SPEED_CTRL(v) (((v) << 16) & GENMASK(17, 16)) argument
97 #define SUN6I_ISP_MODULE_EN_ROT BIT(21)
104 #define SUN6I_ISP_MODE_INPUT_FMT(v) ((v) & GENMASK(2, 0)) argument
105 #define SUN6I_ISP_MODE_INPUT_YUV_SEQ(v) (((v) << 3) & GENMASK(4, 3)) argument
106 #define SUN6I_ISP_MODE_OTF_DPC(v) (((v) << 16) & BIT(16)) argument
107 #define SUN6I_ISP_MODE_SHARP(v) (((v) << 17) & BIT(17)) argument
108 #define SUN6I_ISP_MODE_HIST(v) (((v) << 20) & GENMASK(21, 20)) argument
123 #define SUN6I_ISP_IN_CFG_STRIDE_DIV16(v) ((v) & GENMASK(10, 0)) argument
[all …]
/linux/drivers/media/platform/verisilicon/
H A Dhantro_g1_mpeg2_dec.c25 #define G1_REG_DEC_AXI_RD_ID(v) (((v) << 24) & GENMASK(31, 24)) argument
26 #define G1_REG_DEC_TIMEOUT_E(v) ((v) ? BIT(23) : 0) argument
27 #define G1_REG_DEC_STRSWAP32_E(v) ((v) ? BIT(22) : 0) argument
28 #define G1_REG_DEC_STRENDIAN_E(v) ((v) ? BIT(21) : 0) argument
29 #define G1_REG_DEC_INSWAP32_E(v) ((v) ? BIT(20) : 0) argument
30 #define G1_REG_DEC_OUTSWAP32_E(v) ((v) ? BIT(19) : 0) argument
31 #define G1_REG_DEC_DATA_DISC_E(v) ((v) ? BIT(18) : 0) argument
32 #define G1_REG_DEC_LATENCY(v) (((v) << 11) & GENMASK(16, 11)) argument
33 #define G1_REG_DEC_CLK_GATE_E(v) ((v) ? BIT(10) : 0) argument
34 #define G1_REG_DEC_IN_ENDIAN(v) ((v) ? BIT(9) : 0) argument
[all …]
/linux/sound/soc/au1x/
H A Dac97c.c77 static inline void WR(struct au1xpsc_audio_data *ctx, int reg, unsigned long v) in WR() argument
79 __raw_writel(v, ctx->mmio + reg); in WR()
97 udelay(21); /* wait an ac97 frame time */ in au1xac97c_ac97_read()
105 /* stupid errata: data is only valid for 21us, so in au1xac97c_ac97_read()
126 unsigned short v) in au1xac97c_ac97_write() argument
136 udelay(21); in au1xac97c_ac97_write()
142 WR(ctx, AC97_CMDRESP, CMD_WRITE | CMD_IDX(r) | CMD_SET_DATA(v)); in au1xac97c_ac97_write()
145 udelay(21); in au1xac97c_ac97_write()
152 pr_debug("AC97WR %04x %04x %d\n", r, v, retry); in au1xac97c_ac97_write()
/linux/arch/powerpc/include/asm/
H A Ddcr-native.h42 asm volatile(".long 0x7c000206 | (%0 << 21) | (%1 << 16)" in mfdcrx()
49 asm volatile(".long 0x7c000306 | (%0 << 21) | (%1 << 16)" in mtdcrx()
64 #define mtdcr(rn, v) \ argument
68 : : "n" (rn), "r" (v)); \
70 mtdcrx(rn, v); \
72 __mtdcr(rn, v); \
H A Dppc-opcode.h34 #define __REG_R21 21
67 #define __REGA0_R21 21
101 #define _R21 21
186 #define OP_31_XOP_LDX 21
325 #define ___PPC_RS(s) (((s) & 0x1f) << 21)
337 #define __PPC_XS(s) ((((s) & 0x1f) << 21) | (((s) & 0x20) >> 5))
339 #define __PPC_XSP(s) ((((s) & 0x1e) | (((s) >> 5) & 0x1)) << 21)
341 #define __PPC_T_TLB(t) (((t) & 0x3) << 21)
343 #define __PPC_WC(w) (((w) & 0x3) << 21)
352 #define __PPC_CT(t) (((t) & 0x0f) << 21)
[all …]
/linux/tools/testing/selftests/powerpc/include/
H A Dreg.h15 #define mtspr(rn, v) asm volatile("mtspr " _str(rn) ",%0" : \ argument
16 : "r" ((unsigned long)(v)) \
71 #define set_amr(v) asm volatile("isync;" \ argument
74 : "r" ((unsigned long)(v)) \
109 #define VSX_XX1(xs, ra, rb) (((xs) & 0x1f) << 21 | ((ra) << 16) | \
122 "li 21, %[" #_asm_symbol_name_immed "];" \
156 "lfd 21, 0(%[" #_asm_symbol_name_addr "]);" \
/linux/sound/soc/mxs/
H A Dmxs-saif.h20 #define BF_SAIF_CTRL_BITCLK_MULT_RATE(v) \ argument
21 (((v) << 27) & BM_SAIF_CTRL_BITCLK_MULT_RATE)
25 #define BP_SAIF_CTRL_RSRVD2 21
30 #define BF_SAIF_CTRL_DMAWAIT_COUNT(v) \ argument
31 (((v) << 16) & BM_SAIF_CTRL_DMAWAIT_COUNT)
34 #define BF_SAIF_CTRL_CHANNEL_NUM_SELECT(v) \ argument
35 (((v) << 14) & BM_SAIF_CTRL_CHANNEL_NUM_SELECT)
44 #define BF_SAIF_CTRL_WORD_LENGTH(v) \ argument
45 (((v) << 4) & BM_SAIF_CTRL_WORD_LENGTH)
55 #define BF_SAIF_STAT_RSRVD2(v) \ argument
[all …]
/linux/arch/powerpc/crypto/
H A Daesp8-ppc.pl121 my ($zero,$in0,$in1,$key,$rcon,$mask,$tmp)=map("v$_",(0..6));
122 my ($stage,$outperm,$outmask,$outhead,$outtail)=map("v$_",(7..11));
494 v${n}cipher v0,v0,v2
498 v${n}cipher v0,v0,v1
504 v${n}cipher v0,v0,v2
507 v${n}cipherlast v0,v0,v1
536 my ($rndkey0,$rndkey1,$inout,$tmp)= map("v$_",(0..3));
538 map("v$_",(4..10));
703 my ($in0, $in1, $in2, $in3, $in4, $in5, $in6, $in7 )=map("v$_",(0..3,10..13));
704 my ($out0,$out1,$out2,$out3,$out4,$out5,$out6,$out7)=map("v$_",(14..21));
[all …]
/linux/drivers/net/ethernet/netronome/nfp/nfpcore/
H A Dnfp_target.c162 AT(21, 0, 0, P64); /* pe_dma_to_memory_indirect */ in nfp6000_mu_ctm()
163 AT(21, 1, 0, P64); /* pe_dma_to_memory_indirect_swap */ in nfp6000_mu_ctm()
164 AT(21, 2, 0, P64); /* pe_dma_to_memory_indirect_free */ in nfp6000_mu_ctm()
165 AT(21, 3, 0, P64); /* pe_dma_to_memory_indirect_free_swap */ in nfp6000_mu_ctm()
179 AT(21, 0, 0, P32); /* get */ in nfp6000_mu_emu()
180 AT(21, 1, 0, P32); /* get_eop */ in nfp6000_mu_emu()
181 AT(21, 2, 0, P32); /* get_freely */ in nfp6000_mu_emu()
434 int v, ret; in nfp_encode_basic_qdr() local
437 ret = nfp_decode_basic(addr, &v, cpp_tgt, mode, addr40, isld1, isld0); in nfp_encode_basic_qdr()
442 if (dest_island != -1 && dest_island != v) in nfp_encode_basic_qdr()
[all …]
/linux/drivers/net/ethernet/altera/
H A Daltera_tse.h53 #define GET_BIT_VALUE(v, bit) (((v) >> (bit)) & 0x1) argument
73 #define MAC_CMDCFG_TX_ADDR_SEL(v) (((v) & 0x7) << 16) argument
76 #define MAC_CMDCFG_WAKEUP BIT(21)
85 #define MAC_CMDCFG_TX_ENA_GET(v) GET_BIT_VALUE(v, 0) argument
86 #define MAC_CMDCFG_RX_ENA_GET(v) GET_BIT_VALUE(v, 1) argument
87 #define MAC_CMDCFG_XON_GEN_GET(v) GET_BIT_VALUE(v, 2) argument
88 #define MAC_CMDCFG_ETH_SPEED_GET(v) GET_BIT_VALUE(v, 3) argument
89 #define MAC_CMDCFG_PROMIS_EN_GET(v) GET_BIT_VALUE(v, 4) argument
90 #define MAC_CMDCFG_PAD_EN_GET(v) GET_BIT_VALUE(v, 5) argument
91 #define MAC_CMDCFG_CRC_FWD_GET(v) GET_BIT_VALUE(v, 6) argument
[all …]
/linux/Documentation/devicetree/bindings/leds/backlight/
H A Drichtek,rt4831-backlight.yaml44 Backlight OVP level selection, currently support 17V/21V/25V/29V.

12345678910>>...31