Home
last modified time | relevance | path

Searched +full:2 +full:- +full:5 (Results 1 – 25 of 1146) sorted by relevance

12345678910>>...46

/linux/arch/m68k/lib/
H A Dchecksum.c1 // SPDX-License-Identifier: GPL-2.0-or-later
12 * Andreas Schwab, <schwab@issan.informatik.uni-dortmund.de>
19 * length-counter instead of the length counter
22 * data-registers to hold input values and one tries to
43 * is aligned on either a 2-byte or 4-byte boundary. in csum_partial()
45 __asm__("movel %2,%3\n\t" in csum_partial()
47 "jeq 2f\n\t" in csum_partial()
48 "subql #2,%1\n\t" /* buff%4==2: treat first word */ in csum_partial()
50 "addql #2,%1\n\t" /* len was == 2, treat only rest */ in csum_partial()
53 "addw %2@+,%0\n\t" /* add first word to sum */ in csum_partial()
[all …]
/linux/arch/powerpc/lib/
H A Dfeature-fixups-test.S1 /* SPDX-License-Identifier: GPL-2.0-or-later */
6 #include <asm/feature-fixups.h>
9 #include <asm/asm-compat.h>
10 #include <asm/ppc-opcode.h>
20 or 2,2,2 /* fixup will nop out this instruction */
27 or 2,2,2
37 or 2,2,2 /* fixup will replace this with ftr_fixup_test2_alt */
44 or 2,2,2
57 or 2,2,2 /* fixup will fail to replace this */
64 or 2,2,2
[all …]
/linux/include/dt-bindings/pinctrl/
H A Dpads-imx8dxl.h1 /* SPDX-License-Identifier: GPL-2.0+ */
12 #define IMX8DXL_PCIE_CTRL0_WAKE_B 2
15 #define IMX8DXL_USB_SS3_TC1 5
150 … IMX8DXL_PCIE_CTRL0_PERST_B_LSIO_GPIO7_IO00 IMX8DXL_PCIE_CTRL0_PERST_B 5
153 … IMX8DXL_PCIE_CTRL0_CLKREQ_B_LSIO_GPIO7_IO01 IMX8DXL_PCIE_CTRL0_CLKREQ_B 5
156 … IMX8DXL_PCIE_CTRL0_WAKE_B_LSIO_GPIO7_IO02 IMX8DXL_PCIE_CTRL0_WAKE_B 5
159 … IMX8DXL_USB_SS3_TC0_CONN_USB_OTG2_PWR IMX8DXL_USB_SS3_TC0 2
161 … IMX8DXL_USB_SS3_TC0_LSIO_GPIO7_IO03 IMX8DXL_USB_SS3_TC0 5
165 … IMX8DXL_USB_SS3_TC1_LSIO_GPIO7_IO04 IMX8DXL_USB_SS3_TC1 5
168 … IMX8DXL_USB_SS3_TC2_CONN_USB_OTG2_OC IMX8DXL_USB_SS3_TC2 2
[all …]
/linux/arch/alpha/lib/
H A Dev6-memset.S1 /* SPDX-License-Identifier: GPL-2.0 */
3 * arch/alpha/lib/ev6-memset.S
8 * 21264 version contributed by Rick Gorton <rick.gorton@alpha-processor.com>
13 * ftp.digital.com/pub/Digital/info/semiconductor/literature/dsc-library.html
15 * E - either cluster
16 * U - upper subcluster; U0 - subcluster U0; U1 - subcluster U1
17 * L - lower subcluster; L0 - subcluster L0; L1 - subcluster L1
41 .align 5
48 * undertake a major re-write to interleave the constant materialization
49 * with other parts of the fall-through code. This is important, even
[all …]
H A Dmemmove.S1 /* SPDX-License-Identifier: GPL-2.0 */
7 * This is hand-massaged output from the original memcpy.c. We defer to
25 addq $17,$18,$5
27 cmpule $5,$16,$2 /* dest >= src + n */
29 bis $1,$2,$1
31 xor $16,$17,$2
34 and $2,7,$2 /* Test for src/dest co-alignment. */
40 bne $2,$misaligned_dn
45 lda $4,-1($4)
46 lda $5,-1($5)
[all …]
/linux/drivers/gpu/drm/i915/display/
H A Dintel_qp_tables.c1 // SPDX-License-Identifier: MIT
43 { 3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0,
45 { 3, 3, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0,
47 { 5, 4, 4, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 2, 1, 1, 1, 1, 1, 1, 1, 1,
49 { 5, 4, 4, 4, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 2, 1, 1, 1, 1, 1, 1, 1,
51 { 5, 5, 4, 4, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 2, 2, 2, 1, 1, 1, 1, 1,
53 { 5, 5, 4, 4, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2,
54 2, 2, 2, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0 },
55 { 5, 5, 4, 4, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2,
56 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 0, 0, 0 },
[all …]
/linux/drivers/clk/renesas/
H A Dr9a09g057-cpg.c1 // SPDX-License-Identifier: GPL-2.0
8 #include <linux/clk-provider.h>
13 #include <dt-bindings/clock/renesas,r9a09g057-cpg.h>
15 #include "rzv2h-cpg.h"
74 {1, 2},
75 {2, 4},
81 {0, 2},
87 {0, 2},
89 {2, 8},
95 {0, 2},
[all …]
H A Dr9a09g056-cpg.c1 // SPDX-License-Identifier: GPL-2.0
8 #include <linux/clk-provider.h>
13 #include <dt-bindings/clock/renesas,r9a09g056-cpg.h>
15 #include "rzv2h-cpg.h"
66 {1, 2},
67 {2, 4},
73 {0, 2},
75 {2, 8},
81 {0, 2},
83 {2, 8},
[all …]
/linux/Documentation/hwmon/
H A Ducd9200.rst11 Addresses scanned: -
15 - http://focus.ti.com/lit/ds/symlink/ucd9220.pdf
16 - http://focus.ti.com/lit/ds/symlink/ucd9222.pdf
17 - http://focus.ti.com/lit/ds/symlink/ucd9224.pdf
18 - http://focus.ti.com/lit/ds/symlink/ucd9240.pdf
19 - http://focus.ti.com/lit/ds/symlink/ucd9244.pdf
20 - http://focus.ti.com/lit/ds/symlink/ucd9246.pdf
21 - http://focus.ti.com/lit/ds/symlink/ucd9248.pdf
23 Author: Guenter Roeck <linux@roeck-us.net>
27 -----------
[all …]
/linux/tools/arch/arm64/include/asm/
H A Dsysreg.h1 /* SPDX-License-Identifier: GPL-2.0-only */
14 #include <linux/kasan-tags.h>
16 #include <asm/gpr-num.h>
21 * C5.2, version:ARM DDI 0487A.f)
22 * [20-19] : Op0
23 * [18-16] : Op1
24 * [15-12] : CRn
25 * [11-8] : CRm
26 * [7-5] : Op2
36 #define Op2_shift 5
[all …]
/linux/tools/perf/pmu-events/arch/x86/alderlake/
H A Dpipeline.json4 "Counter": "0,1,2,3,4,5,6,7",
15 "Counter": "0,1,2,3,4,5",
25 "Counter": "0,1,2,3,4,5,6,7",
29 …y executing divide or square root operations. Accounts for integer and floating-point operations.",
36 "Counter": "0,1,2,3,4,5",
45 "Counter": "0,1,2,3,4,5",
54 "Counter": "0,1,2,3,4,5,6,7",
65 "Counter": "0,1,2,3,4,5",
75 "Counter": "0,1,2,3,4,5,6,7",
85 "Counter": "0,1,2,3,4,5",
[all …]
/linux/tools/perf/pmu-events/arch/x86/sapphirerapids/
H A Dpipeline.json4 "Counter": "0,1,2,3,4,5,6,7",
14 "Counter": "0,1,2,3,4,5,6,7",
18 …y executing divide or square root operations. Accounts for integer and floating-point operations.",
24 "Counter": "0,1,2,3,4,5,6,7",
34 "Counter": "0,1,2,3,4,5,6,7",
43 "Counter": "0,1,2,3,4,5,6,7",
53 "Counter": "0,1,2,3,4,5,6,7",
62 "Counter": "0,1,2,3,4,5,6,7",
70 "Counter": "0,1,2,3,4,5,6,7",
79 "Counter": "0,1,2,3,4,5,6,7",
[all …]
/linux/tools/perf/pmu-events/arch/x86/emeraldrapids/
H A Dpipeline.json4 "Counter": "0,1,2,3,4,5,6,7",
14 "Counter": "0,1,2,3,4,5,6,7",
18 …y executing divide or square root operations. Accounts for integer and floating-point operations.",
24 "Counter": "0,1,2,3,4,5,6,7",
34 "Counter": "0,1,2,3,4,5,6,7",
43 "Counter": "0,1,2,3,4,5,6,7",
53 "Counter": "0,1,2,3,4,5,6,7",
62 "Counter": "0,1,2,3,4,5,6,7",
70 "Counter": "0,1,2,3,4,5,6,7",
79 "Counter": "0,1,2,3,4,5,6,7",
[all …]
/linux/tools/perf/pmu-events/arch/x86/meteorlake/
H A Dpipeline.json4 "Counter": "0,1,2,3,4,5,6,7",
14 "Counter": "0,1,2,3,4,5,6,7",
18 …y executing divide or square root operations. Accounts for integer and floating-point operations.",
25 "Counter": "0,1,2,3,4,5,6,7",
35 "Counter": "0,1,2,3,4,5,6,7",
45 "Counter": "0,1,2,3,4,5,6,7",
55 "Counter": "0,1,2,3,4,5,6,7",
64 "Counter": "0,1,2,3,4,5,6,7",
74 "Counter": "0,1,2,3,4,5,6,7",
84 "Counter": "0,1,2,3,4,5,6,7",
[all …]
/linux/tools/perf/pmu-events/arch/x86/arrowlake/
H A Dpipeline.json4 "Counter": "0,1,2,3,4,5,6,7",
14 "Counter": "0,1,2,3,4,5,6,7,8,9",
18 …y executing divide or square root operations. Accounts for integer and floating-point operations.",
25 "Counter": "0,1,2,3,4,5,6,7",
35 "Counter": "0,1,2,3,4,5,6,7,8,9",
46 "Counter": "0,1,2,3,4,5,6,7,8,9",
56 "Counter": "0,1,2,3,4,5,6,7,8,9",
65 "Counter": "0,1,2,3,4,5,6,7",
74 "Counter": "0,1,2,3,4,5,6,7,8,9",
83 "Counter": "0,1,2,3,4,5,6,7",
[all …]
/linux/drivers/clk/rockchip/
H A Dclk-rk3576.c1 // SPDX-License-Identifier: GPL-2.0
4 * Author: Elaine Zhang <zhangqing@rock-chips.com>
7 #include <linux/clk-provider.h>
14 #include <dt-bindings/clock/rockchip,rk3576-cru.h>
27 RK3588_PLL_RATE(2520000000, 2, 210, 0, 0),
28 RK3588_PLL_RATE(2496000000, 2, 208, 0, 0),
29 RK3588_PLL_RATE(2472000000, 2, 206, 0, 0),
30 RK3588_PLL_RATE(2448000000, 2, 204, 0, 0),
31 RK3588_PLL_RATE(2424000000, 2, 202, 0, 0),
32 RK3588_PLL_RATE(2400000000, 2, 200, 0, 0),
[all …]
/linux/tools/perf/pmu-events/arch/x86/lunarlake/
H A Dpipeline.json4 "Counter": "0,1,2,3,4,5,6,7",
14 "Counter": "0,1,2,3,4,5,6,7,8,9",
18 …y executing divide or square root operations. Accounts for integer and floating-point operations.",
25 "Counter": "0,1,2,3,4,5,6,7",
34 "Counter": "0,1,2,3,4,5,6,7",
43 "Counter": "0,1,2,3,4,5,6,7",
53 "Counter": "0,1,2,3,4,5,6,7,8,9",
64 "Counter": "0,1,2,3,4,5,6,7",
73 "Counter": "0,1,2,3,4,5,6,7",
82 "Counter": "0,1,2,3,4,5,6,7,8,9",
[all …]
/linux/arch/alpha/kernel/
H A Dtraps.c1 // SPDX-License-Identifier: GPL-2.0
37 regs->pc, regs->r26, regs->ps, print_tainted()); in dik_show_regs()
38 printk("pc is at %pSR\n", (void *)regs->pc); in dik_show_regs()
39 printk("ra is at %pSR\n", (void *)regs->r26); in dik_show_regs()
41 regs->r0, regs->r1, regs->r2); in dik_show_regs()
43 regs->r3, regs->r4, regs->r5); in dik_show_regs()
45 regs->r6, regs->r7, regs->r8); in dik_show_regs()
56 regs->r16, regs->r17, regs->r18); in dik_show_regs()
58 regs->r19, regs->r20, regs->r21); in dik_show_regs()
60 regs->r22, regs->r23, regs->r24); in dik_show_regs()
[all …]
/linux/arch/arm/boot/dts/microchip/
H A Dsama7g5-pinfunc.h1 /* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
8 #define PIN_PA0__FLEXCOM0_IO0 PINMUX_PIN(PIN_PA0, 2, 1)
10 #define PIN_PA0__PWML0 PINMUX_PIN(PIN_PA0, 5, 2)
14 #define PIN_PA1__FLEXCOM0_IO1 PINMUX_PIN(PIN_PA1, 2, 1)
17 #define PIN_PA1__PWMH0 PINMUX_PIN(PIN_PA1, 5, 3)
18 #define PIN_PA2 2
21 #define PIN_PA2__FLEXCOM0_IO2 PINMUX_PIN(PIN_PA2, 2, 1)
24 #define PIN_PA2__PWMH1 PINMUX_PIN(PIN_PA2, 5, 3)
29 #define PIN_PA3__FLEXCOM0_IO3 PINMUX_PIN(PIN_PA3, 2, 1)
32 #define PIN_PA3__PWML3 PINMUX_PIN(PIN_PA3, 5, 3)
[all …]
/linux/arch/m68k/fpsp040/
H A Dtbldo.S10 | index with a 10-bit index, with the first
23 |TBLDO idnt 2,1 | Motorola 040 Floating Point Software Package
46 | instruction ;opcode-stag Notes
49 .long smovcr |$00-0 fmovecr all
50 .long smovcr |$00-1 fmovecr all
51 .long smovcr |$00-2 fmovecr all
52 .long smovcr |$00-3 fmovecr all
53 .long smovcr |$00-4 fmovecr all
54 .long smovcr |$00-5 fmovecr all
55 .long smovcr |$00-6 fmovecr all
[all …]
/linux/tools/perf/pmu-events/arch/x86/sierraforest/
H A Dpipeline.json4 "Counter": "0,1,2,3,4,5,6,7",
13 "Counter": "0,1,2,3,4,5,6,7",
22 "Counter": "0,1,2,3,4,5,6,7",
31 "Counter": "0,1,2,3,4,5,6,7",
39 "Counter": "0,1,2,3,4,5,6,7",
48 "Counter": "0,1,2,3,4,5,6,7",
57 "Counter": "0,1,2,3,4,5,6,7",
66 "Counter": "0,1,2,3,4,5,6,7",
74 "Counter": "0,1,2,3,4,5,6,7",
84 "Counter": "0,1,2,3,4,5,6,7",
[all …]
/linux/tools/perf/pmu-events/arch/x86/grandridge/
H A Dpipeline.json4 "Counter": "0,1,2,3,4,5,6,7",
13 "Counter": "0,1,2,3,4,5,6,7",
21 "Counter": "0,1,2,3,4,5,6,7",
29 "Counter": "0,1,2,3,4,5,6,7",
37 "Counter": "0,1,2,3,4,5,6,7",
45 "Counter": "0,1,2,3,4,5,6,7",
53 "Counter": "0,1,2,3,4,5,6,7",
61 "Counter": "0,1,2,3,4,5,6,7",
69 "Counter": "0,1,2,3,4,5,6,7",
78 "Counter": "0,1,2,3,4,5,6,7",
[all …]
/linux/lib/crypto/powerpc/
H A Dpoly1305-p10le_64.S1 /* SPDX-License-Identifier: GPL-2.0-or-later */
5 # Copyright 2023- IBM Corp. All rights reserved
10 # Poly1305 - this version mainly using vector/VSX/Scalar
11 # - 26 bits limbs
12 # - Handle multiple 64 byte blcok.
17 # p = 2^130 - 5
25 # 07/22/21 - this revison based on the above sum of products. Setup r^4, r^3, r^2, r and s3, s2, …
28 # setup r^4, r^3, r^2, r vectors
29 # vs [r^1, r^3, r^2, r^4]
35 # vs5 = [r1*5,...]
[all …]
/linux/tools/perf/pmu-events/arch/x86/alderlaken/
H A Dpipeline.json4 "Counter": "0,1,2,3,4,5",
13 "Counter": "0,1,2,3,4,5",
21 "Counter": "0,1,2,3,4,5",
29 "Counter": "0,1,2,3,4,5",
38 "Counter": "0,1,2,3,4,5",
46 "Counter": "0,1,2,3,4,5",
54 "Counter": "0,1,2,3,4,5",
62 "Counter": "0,1,2,3,4,5",
71 "Counter": "0,1,2,3,4,5",
79 "Counter": "0,1,2,3,4,5",
[all …]
/linux/drivers/pinctrl/sunplus/
H A Dsppctl_sp7021.c1 // SPDX-License-Identifier: GPL-2.0
18 D_PIS(0, 0), D_PIS(0, 1), D_PIS(0, 2), D_PIS(0, 3),
19 D_PIS(0, 4), D_PIS(0, 5), D_PIS(0, 6), D_PIS(0, 7),
20 D_PIS(1, 0), D_PIS(1, 1), D_PIS(1, 2), D_PIS(1, 3),
21 D_PIS(1, 4), D_PIS(1, 5), D_PIS(1, 6), D_PIS(1, 7),
22 D_PIS(2, 0), D_PIS(2, 1), D_PIS(2, 2), D_PIS(2, 3),
23 D_PIS(2, 4), D_PIS(2, 5), D_PIS(2, 6), D_PIS(2, 7),
24 D_PIS(3, 0), D_PIS(3, 1), D_PIS(3, 2), D_PIS(3, 3),
25 D_PIS(3, 4), D_PIS(3, 5), D_PIS(3, 6), D_PIS(3, 7),
26 D_PIS(4, 0), D_PIS(4, 1), D_PIS(4, 2), D_PIS(4, 3),
[all …]

12345678910>>...46