Home
last modified time | relevance | path

Searched +full:1 +full:a01000 (Results 1 – 18 of 18) sorted by relevance

/freebsd/sys/arm/freescale/imx/
H A Dimx6_machdep.c10 * 1. Redistributions of source code must retain the above copyright
107 if ((node = OF_finddevice(nodepath)) == -1) in fix_node_iparent()
125 gicnode = OF_finddevice("/soc/interrupt-controller@00a01000"); in fix_fdt_interrupt_data()
126 if (gicnode == -1) in fix_fdt_interrupt_data()
127 gicnode = OF_finddevice("/soc/interrupt-controller@a01000"); in fix_fdt_interrupt_data()
128 if (gicnode == -1) { in fix_fdt_interrupt_data()
129 gicnode = OF_finddevice("/interrupt-controller@00a01000"); in fix_fdt_interrupt_data()
130 if (gicnode == -1) in fix_fdt_interrupt_data()
131 gicnode = OF_finddevice("/interrupt-controller@a01000"); in fix_fdt_interrupt_data()
132 if (gicnode == -1) in fix_fdt_interrupt_data()
[all …]
/freebsd/sys/contrib/device-tree/Bindings/display/msm/
H A Dmdp5.txt36 Port 1 -> MDP_INTF1 (DSI1)
45 Port 1 -> MDP_INTF2 (DSI2)
59 mdss: mdss@1a00000 {
77 #interrupt-cells = <1>;
79 #address-cells = <1>;
80 #size-cells = <1>;
83 mdp: mdp@1a01000 {
101 #address-cells = <1>;
113 dsi0: dsi@1a98000 {
128 dsi_phy0: dsi-phy@1a98300 {
H A Dqcom,mdp5.yaml42 maxItems: 1
49 maxItems: 1
75 minItems: 1
82 minItems: 1
93 maxItems: 1
129 display-controller@1a01000 {
147 #address-cells = <1>;
H A Dqcom,mdss.yaml37 maxItems: 1
42 const: 1
45 maxItems: 1
57 - minItems: 1
70 - minItems: 1
76 const: 1
79 const: 1
102 "^display-controller@[1-9a-f][0-9a-f]*$":
110 "^dsi@[1-9a-f][0-9a-f]*$":
118 "^phy@[1-9a-f][0-9a-f]*$":
[all …]
/freebsd/sys/contrib/device-tree/Bindings/iommu/
H A Dqcom,iommu.txt24 - #address-cells : must be 1.
26 - #size-cells : must be 1.
28 - #iommu-cells : Must be 1. Index identifies the context-bank #.
54 apps_iommu: iommu@1e20000 {
55 #address-cells = <1>;
56 #size-cells = <1>;
57 #iommu-cells = <1>;
81 gpu_iommu: iommu@1f08000 {
82 #address-cells = <1>;
83 #size-cells = <1>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm/hisilicon/
H A Dhi3620.dtsi14 #address-cells = <1>;
15 #size-cells = <1>;
33 #address-cells = <1>;
44 cpu@1 {
47 reg = <1>;
68 #address-cells = <1>;
69 #size-cells = <1>;
93 #address-cells = <1>;
94 #size-cells = <1>;
105 #clock-cells = <1>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm/nxp/imx/
H A Dimx6sll.dtsi14 #address-cells = <1>;
15 #size-cells = <1>;
46 #address-cells = <1>;
109 #address-cells = <1>;
110 #size-cells = <1>;
119 #address-cells = <1>;
120 #size-cells = <1>;
123 intc: interrupt-controller@a01000 {
144 #address-cells = <1>;
145 #size-cells = <1>;
[all …]
H A Dimx6sl.dtsi10 #address-cells = <1>;
11 #size-cells = <1>;
50 #address-cells = <1>;
109 #address-cells = <1>;
110 #size-cells = <1>;
119 #address-cells = <1>;
120 #size-cells = <1>;
124 intc: interrupt-controller@a01000 {
145 #address-cells = <1>;
146 #size-cells = <1>;
[all …]
H A Dimx6ul.dtsi12 #address-cells = <1>;
13 #size-cells = <1>;
57 #address-cells = <1>;
98 interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>,
99 <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>,
100 <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>,
101 <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>;
141 #address-cells = <1>;
142 #size-cells = <1>;
151 #address-cells = <1>;
[all …]
H A Dimx6qdl.dtsi11 #address-cells = <1>;
12 #size-cells = <1>;
77 #address-cells = <1>;
84 #address-cells = <1>;
97 port@1 {
98 reg = <1>;
106 lvds-channel@1 {
107 #address-cells = <1>;
109 reg = <1>;
120 port@1 {
[all …]
H A Dimx6sx.dtsi12 #address-cells = <1>;
13 #size-cells = <1>;
60 #address-cells = <1>;
158 #address-cells = <1>;
159 #size-cells = <1>;
168 #address-cells = <1>;
169 #size-cells = <1>;
177 #address-cells = <1>;
178 #size-cells = <1>;
182 intc: interrupt-controller@a01000 {
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/exynos/
H A Dexynos850.dtsi21 #size-cells = <1>;
56 #address-cells = <1>;
99 cpu1: cpu@1 {
162 #address-cells = <1>;
163 #size-cells = <1>;
196 #dma-cells = <1>;
201 gic: interrupt-controller@12a01000 {
245 samsung,cluster-index = <1>;
252 #clock-cells = <1>;
264 #clock-cells = <1>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm/allwinner/
H A Dsun9i-a80.dtsi64 #address-cells = <1>;
76 cpu1: cpu@1 {
151 #address-cells = <1>;
152 #size-cells = <1>;
185 clock-div = <1>;
186 clock-mult = <1>;
234 clock-div = <1>;
235 clock-mult = <1>;
251 #clock-cells = <1>;
253 clock-indices = <0>, <1>,
[all …]
/freebsd/sys/contrib/device-tree/src/arm/qcom/
H A Dqcom-apq8064.dtsi13 #address-cells = <1>;
14 #size-cells = <1>;
20 #address-cells = <1>;
21 #size-cells = <1>;
36 #address-cells = <1>;
50 CPU1: cpu@1 {
54 reg = <1>;
219 #hwlock-cells = <1>;
232 #address-cells = <1>;
235 qcom,ipc-1 = <&l2cc 8 4>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/qcom/
H A Dmsm8976.dtsi31 #address-cells = <1>;
45 CPU1: cpu@1 {
173 big_cpu_sleep_0: cpu-sleep-1-0 {
182 big_cpu_sleep_1: cpu-sleep-1-1 {
213 #reset-cells = <1>;
257 #clock-cells = <1>;
262 #power-domain-cells = <1>;
379 #qcom,smem-state-cells = <1>;
396 qcom,remote-pid = <1>;
402 #qcom,smem-state-cells = <1>;
[all …]
H A Dmsm8953.dtsi38 #address-cells = <1>;
51 CPU1: cpu@1 {
159 L2_1: l2-cache-1 {
173 #reset-cells = <1>;
209 #clock-cells = <1>;
214 #power-domain-cells = <1>;
330 qcom,client-id = <1>;
347 #qcom,smem-state-cells = <1>;
367 qcom,remote-pid = <1>;
372 #qcom,smem-state-cells = <1>;
[all …]
H A Dmsm8939.dtsi21 * A number of our drivers want address/size cells = 1
42 #address-cells = <1>;
120 CPU5: cpu@1 {
202 /* Boot CPU is cluster 1 core 0 */
229 #reset-cells = <1>;
260 #clock-cells = <1>;
267 #power-domain-cells = <1>;
274 opp-level = <1>;
341 qcom,client-id = <1>;
399 qcom,remote-pid = <1>;
[all …]
H A Dmsm8916.dtsi69 qcom,client-id = <1>;
133 #address-cells = <1>;
151 CPU1: cpu@1 {
261 #reset-cells = <1>;
320 #clock-cells = <1>;
327 #power-domain-cells = <1>;
334 opp-level = <1>;
366 qcom,remote-pid = <1>;
371 #qcom,smem-state-cells = <1>;
396 #qcom,smem-state-cells = <1>;
[all …]