Home
last modified time | relevance | path

Searched +full:1 +full:kib (Results 1 – 25 of 197) sorted by relevance

12345678

/linux/Documentation/filesystems/ext4/
H A Dblocks.rst7 sectors between 1KiB and 64KiB, and the number of sectors must be an
10 4KiB. You may experience mounting problems if block size is greater than
11 page size (i.e. 64KiB blocks on a i386 which only has 4KiB memory
20 :widths: 1 1 1 1 1
21 :header-rows: 1
24 - 1KiB
25 - 2KiB
26 - 4KiB
27 - 64KiB
66 - 1,074,791,436
[all …]
/linux/arch/arm/boot/dts/broadcom/
H A Dbcm2837.dtsi31 <1 IRQ_TYPE_LEVEL_HIGH>, // PHYS_NONSECURE_PPI
38 #address-cells = <1>;
43 * https://developer.arm.com/documentation/ddi0500/e/level-1-memory-system
57 d-cache-sets = <128>; // 32KiB(size)/64(line-size)=512ways/4-way set
60 i-cache-sets = <256>; // 32KiB(size)/64(line-size)=512ways/2-way set
64 cpu1: cpu@1 {
67 reg = <1>;
72 d-cache-sets = <128>; // 32KiB(size)/64(line-size)=512ways/4-way set
75 i-cache-sets = <256>; // 32KiB(size)/64(line-size)=512ways/2-way set
87 d-cache-sets = <128>; // 32KiB(size)/64(line-size)=512ways/4-way set
[all …]
H A Dbcm2836.dtsi32 <1 IRQ_TYPE_LEVEL_HIGH>, // PHYS_NONSECURE_PPI
39 #address-cells = <1>;
58 d-cache-sets = <128>; // 32KiB(size)/64(line-size)=512ways/4-way set
61 i-cache-sets = <512>; // 32KiB(size)/32(line-size)=1024ways/2-way set
65 v7_cpu1: cpu@1 {
72 d-cache-sets = <128>; // 32KiB(size)/64(line-size)=512ways/4-way set
75 i-cache-sets = <512>; // 32KiB(size)/32(line-size)=1024ways/2-way set
86 d-cache-sets = <128>; // 32KiB(size)/64(line-size)=512ways/4-way set
89 i-cache-sets = <512>; // 32KiB(size)/32(line-size)=1024ways/2-way set
100 d-cache-sets = <128>; // 32KiB(size)/64(line-size)=512ways/4-way set
[all …]
H A Dbcm2835.dtsi9 #address-cells = <1>;
29 d-cache-sets = <256>; // 16KiB(size)/16(line-size)=1024ways/4-way set
32 i-cache-sets = <256>; // 16KiB(size)/16(line-size)=1024ways/4-way set
/linux/Documentation/arch/arm/
H A Dtcm.rst8 This is usually just a few (4-64) KiB of RAM inside the ARM
15 The size of DTCM or ITCM is minimum 4KiB so the typical
16 minimum configuration is 4KiB ITCM and 4KiB DTCM.
24 determine if ITCM (bits 1-0) and/or DTCM (bit 17-16) is present
39 implementation will map the TCM 1 to 1 from physical to virtual
42 on, supporting a maximum of 32KiB of ITCM and 32KiB of DTCM.
45 TCMs in two separate banks, so for example an 8KiB ITCM is divided
46 into two 4KiB banks with its own control registers. The idea is to
153 tcmem[1] = 0x2BADBABEU;
/linux/Documentation/admin-guide/device-mapper/
H A Ddm-ebs.rst30 1, 2, 4, 8 sectors of 512 bytes supported.
36 2^N supported, e.g. 8 = emulate 8 sectors of 512 bytes = 4KiB.
42 Emulate 1 sector = 512 bytes logical block size on /dev/sda starting at
45 ebs /dev/sda 1024 1
47 Emulate 2 sector = 1KiB logical block size on /dev/sda starting at
48 offset 128 sectors, enforce 2KiB underlying device block size.
49 This presumes 2KiB logical blocksize on /dev/sda or less to work:
/linux/tools/perf/arch/x86/util/
H A Dintel-bts.c32 #define KiB(x) ((x) * 1024)
34 #define KiB_MASK(x) (KiB(x) - 1)
35 #define MiB_MASK(x) (MiB(x) - 1)
118 bool privileged = perf_event_paranoid_check(-1); in intel_bts_recording_options()
135 evsel->core.attr.sample_period = 1; in intel_bts_recording_options()
161 opts->auxtrace_mmap_pages = KiB(128) / page_size; in intel_bts_recording_options()
163 opts->mmap_pages = KiB(256) / page_size; in intel_bts_recording_options()
167 opts->mmap_pages = KiB(256) / page_size; in intel_bts_recording_options()
198 opts->auxtrace_mmap_pages = KiB(12 in intel_bts_recording_options()
28 #define KiB( global() macro
[all...]
H A Dintel-pt.c41 #define KiB(x) ((x) * 1024)
43 #define KiB_MASK(x) (KiB(x) - 1)
44 #define MiB_MASK(x) (MiB(x) - 1)
102 const u64 top_bit = 1ULL << 63; in intel_pt_masked_bits()
108 res <<= 1; in intel_pt_masked_bits()
110 res |= 1; in intel_pt_masked_bits()
112 mask <<= 1; in intel_pt_masked_bits()
113 bits <<= 1; in intel_pt_masked_bits()
149 "%d", &topa_multiple_entries) != 1) in intel_pt_psb_period()
38 #define KiB( global() macro
[all...]
/linux/drivers/mtd/tests/
H A Dspeedtest.c200 if (mtd->writesize == 1) { in mtd_speedtest_init()
243 /* Write all eraseblocks, 1 eraseblock at a time */ in mtd_speedtest_init()
259 pr_info("eraseblock write speed is %ld KiB/s\n", speed); in mtd_speedtest_init()
261 /* Read all eraseblocks, 1 eraseblock at a time */ in mtd_speedtest_init()
277 pr_info("eraseblock read speed is %ld KiB/s\n", speed); in mtd_speedtest_init()
283 /* Write all eraseblocks, 1 page at a time */ in mtd_speedtest_init()
299 pr_info("page write speed is %ld KiB/s\n", speed); in mtd_speedtest_init()
301 /* Read all eraseblocks, 1 page at a time */ in mtd_speedtest_init()
317 pr_info("page read speed is %ld KiB/s\n", speed); in mtd_speedtest_init()
339 pr_info("2 page write speed is %ld KiB/s\n", speed); in mtd_speedtest_init()
[all …]
/linux/arch/arm64/boot/dts/broadcom/
H A Dbcm2712.dtsi52 #address-cells = <1>;
69 d-cache-sets = <256>; // 64KiB(size)/64(line-size)=1024ways/4-way set
72 i-cache-sets = <256>; // 64KiB(size)/64(line-size)=1024ways/4-way set
79 cache-sets = <1024>; //512KiB(size)/64(line-size)=8192ways/8-way set
86 cpu1: cpu@1 {
93 d-cache-sets = <256>; // 64KiB(size)/64(line-size)=1024ways/4-way set
96 i-cache-sets = <256>; // 64KiB(size)/64(line-size)=1024ways/4-way set
103 cache-sets = <1024>; //512KiB(size)/64(line-size)=8192ways/8-way set
117 d-cache-sets = <256>; // 64KiB(size)/64(line-size)=1024ways/4-way set
120 i-cache-sets = <256>; // 64KiB(size)/64(line-size)=1024ways/4-way set
[all …]
/linux/drivers/gpu/drm/imagination/
H A Dpvr_mmu.h32 * device page sizes are: 4KiB, 16KiB, 64KiB, 256KiB, 1MiB and 2MiB.
89 #define PVR_PAGE_TABLE_ADDR_MASK (PVR_PAGE_TABLE_ADDR_SPACE_SIZE - 1)
/linux/arch/arm/boot/dts/marvell/
H A Darmada-385-linksys-rango.dts25 wan_white@1 {
86 #address-cells = <1>;
87 #size-cells = <1>;
97 reg = <0x200000 0x20000>; /* 128KiB */
102 reg = <0x220000 0x40000>; /* 256KiB */
107 reg = <0x7e0000 0x40000>; /* 256KiB */
113 reg = <0x820000 0x1e0000>; /* 1920KiB */
163 no-1-8-v;
/linux/tools/perf/arch/arm64/util/
H A Darm-spe.c33 #define KiB(x) ((x) * 1024) macro
129 if (perf_pmu__scan_file(pmu, "caps/min_interval", "%lu", &val) != 1) in arm_spe_save_cpu_header()
133 if (perf_pmu__scan_file(pmu, "caps/event_filter", "%lx", &val) != 1) in arm_spe_save_cpu_header()
196 * snapshot size is specified, then the default is 4MiB for privileged users, 128KiB for in arm_spe_snapshot_resolve_auxtrace_defaults()
199 * The default auxtrace mmap size is 4MiB/page_size for privileged users, 128KiB for in arm_spe_snapshot_resolve_auxtrace_defaults()
201 * will be reduced from the default 512KiB/page_size to 256KiB/page_size, otherwise the in arm_spe_snapshot_resolve_auxtrace_defaults()
212 opts->auxtrace_mmap_pages = KiB(128) / page_size; in arm_spe_snapshot_resolve_auxtrace_defaults()
214 opts->mmap_pages = KiB(256) / page_size; in arm_spe_snapshot_resolve_auxtrace_defaults()
217 opts->mmap_pages = KiB(25 in arm_spe_snapshot_resolve_auxtrace_defaults()
[all...]
H A Dhisi-ptt.c28 #define KiB(x) ((x) * 1024) macro
67 bool privileged = perf_event_paranoid_check(-1); in hisi_ptt_set_auxtrace_mmap_page()
76 opts->auxtrace_mmap_pages = KiB(128) / page_size; in hisi_ptt_set_auxtrace_mmap_page()
78 opts->mmap_pages = KiB(256) / page_size; in hisi_ptt_set_auxtrace_mmap_page()
85 size_t min_sz = KiB(8); in hisi_ptt_set_auxtrace_mmap_page()
116 evsel->core.attr.sample_period = 1; in hisi_ptt_recording_options()
142 tracking_evsel->core.attr.sample_period = 1; in hisi_ptt_recording_options()
/linux/drivers/mtd/nand/onenand/
H A DKconfig16 from 1 to 0. There is a rare possibility that even though the
49 Also, 1st Block of NAND Flash Array can be used as OTP.
63 of 4KiB. Plane1 has only even blocks such as block0, block2, block4
65 So MTD regards it as 4KiB page size and 256KiB block size
/linux/tools/perf/arch/powerpc/util/
H A Dauxtrace.c18 #define KiB(x) ((x) * 1024)
32 opts->auxtrace_mmap_pages = KiB(128) / page_size; in powerpc_vpadtl_recording_options()
34 opts->mmap_pages = KiB(256) / page_size; in powerpc_vpadtl_recording_options()
82 found = 1; in auxtrace_record__init()
17 #define KiB( global() macro
/linux/fs/jffs2/
H A Dbuild.c85 if (child_ic->pino_nlink > 1) in jffs2_build_inode_pass1()
86 *dir_hardlinks = 1; in jffs2_build_inode_pass1()
120 dbg_fsbuild("pass 1 starting\n"); in jffs2_build_filesystem()
130 dbg_fsbuild("pass 1 complete\n"); in jffs2_build_filesystem()
199 * value (which is 1). */ in jffs2_build_filesystem()
276 whinged = 1; in jffs2_build_remove_unlinked_inode()
327 size += c->sector_size - 1; /* ... and round up */ in jffs2_calc_trigger_levels()
333 c->resv_blocks_gctrigger = c->resv_blocks_write + 1; in jffs2_calc_trigger_levels()
337 c->resv_blocks_gcmerge = c->resv_blocks_deletion + 1; in jffs2_calc_trigger_levels()
355 dbg_fsbuild("trigger levels (size %d KiB, block size %d KiB, %d blocks)\n", in jffs2_calc_trigger_levels()
[all …]
/linux/Documentation/filesystems/nfs/
H A Drpc-server-gss.rst8 NFSv4.1 and higher don't require the client to act as a server for the
55 A) It can handle tokens that are no bigger than 2KiB
58 beyond 64KiB in size due to various authorization extensions attacked to
65 back to the kernel (4KiB).
85 to /var/run/gssproxy.sock and then write "1" to
93 "1"--the read will block until gss-proxy has done its write to the file.
/linux/Documentation/core-api/
H A Dswiotlb.rst100 with a max of 1 GiB, which has the potential to be very wasteful of memory.
107 bytes, which is 256 KiB with current definitions. When a device's DMA settings
109 must be limited to that 256 KiB. This value is communicated to higher-level
114 A key device DMA setting is "min_align_mask", which is a power of 2 minus 1
123 swiotlb, max_sectors_kb might be 512 KiB or larger. If a device might use
124 swiotlb, max_sectors_kb will be 256 KiB. When min_align_mask is non-zero,
125 max_sectors_kb might be even smaller, such as 252 KiB.
136 devices. It is set to the granule size - 1 so that the bounce buffer is
156 Each pool is divided into "slots" of size IO_TLB_SIZE, which is 2 KiB with
217 until it succeeds, but with a minimum size of 1 MiB. Given sufficient system
[all …]
/linux/Documentation/staging/
H A Dxz.rst48 which will use no BCJ filter and 1 MiB LZMA2 dictionary.
74 desktop systems while 64 KiB to 1 MiB might be more appropriate on
80 are allocated which take a little less than 30 KiB of memory.
91 xz --threads=1 --check=crc32 --lzma2=dict=512KiB inputfile
/linux/include/linux/
H A Dxz.h151 * or 2^n + 2^(n-1) bytes (the latter sizes are less common
153 * In the kernel, dictionary sizes of 64 KiB, 128 KiB, 256 KiB,
154 * 512 KiB, and 1 MiB are probably the only reasonable values,
252 * @dict_size: LZMA dictionary size. This must be at least 4 KiB and
259 * The amount of allocated memory is a little less than 30 KiB with XZ_SINGLE.
341 # define XZ_INTERNAL_CRC32 1
/linux/lib/
H A Ddecompress_unxz.c52 * may be up to 64 KiB of actual payload in the chunk. Often the payload is
54 * chunk has only 32 KiB of payload.
74 * - 8 bytes per every 32 KiB of uncompressed size (one LZMA2 chunk header
75 * per chunk, each chunk having average payload size of 32 KiB); and
76 * - 64 KiB (biggest possible LZMA2 chunk payload size) to make sure that
119 #define XZ_INTERNAL_CRC32 1
279 s = xz_dec_init(XZ_DYNALLOC, (uint32_t)-1); in unxz()
286 b.out_size = (size_t)-1; in unxz()
386 return -1; in unxz()
397 return -1; in unxz()
/linux/Documentation/gpu/
H A Dpanfrost.rst36 drm-resident-memory: 36496 KiB
37 drm-purgeable-memory: 128 KiB
49 Where `N` is either `0` or `1`, depending on the desired enablement status.
/linux/drivers/gpu/drm/nouveau/nvkm/subdev/mmu/
H A Dnv44.c39 * allocated on 512KiB alignment, and not exceed a total size in nv44_mmu_init()
40 * of 512KiB for this to work correctly in nv44_mmu_init()
43 addr -= ((nvkm_memory_addr(pt) >> 19) + 1) << 19; in nv44_mmu_init()
59 .mmu = {{ -1, -1, NVIF_CLASS_MMU_NV04}},
60 .mem = {{ -1, -1, NVIF_CLASS_MEM_NV04}, nv04_mem_new, nv04_mem_map },
61 .vmm = {{ -1, -1, NVIF_CLASS_VMM_NV04}, nv44_vmm_new, true },
/linux/Documentation/security/tpm/
H A Dtpm_tis.rst19 interface specification for TPM 1.x chips.
21 Communication is based on a 20 KiB buffer shared by the TPM chip through a
23 further split into five equal-size 4 KiB buffers, which provide equivalent

12345678