Home
last modified time | relevance | path

Searched +full:10 +full:khz (Results 1 – 25 of 224) sorted by relevance

123456789

/freebsd/contrib/file/magic/Magdir/
H A Daudio27 >12 belong 10 DSP program,
65 >12 belong 10 DSP program,
89 >10 beshort x using %d track
90 >10 beshort >1 \bs
303 >22 byte =0 replay 5.485 KHz
304 >22 byte =1 replay 8.084 KHz
305 >22 byte =2 replay 10.971 KHz
306 >22 byte =3 replay 16.168 KHz
307 >22 byte =4 replay 21.942 KHz
308 >22 byte =5 replay 32.336 KHz
[all …]
H A Danimation273 >8 string heix \b, HEIF Image HEVC Main 10 Profile
277 >8 string hevx \b, HEIF Image Sequence HEVC Main 10 Profile
342 >>>>10 byte&0xF0 16 \b, video
343 >>>>10 byte&0xF0 32 \b, still texture
344 >>>>10 byte&0xF0 48 \b, mesh
345 >>>>10 byte&0xF0 64 \b, face
560 >>>2 byte&0x0C 0x00 \b, 44.1 kHz
561 >>>2 byte&0x0C 0x04 \b, 48 kHz
562 >>>2 byte&0x0C 0x08 \b, 32 kHz
595 >2 byte&0x0C 0x00 \b, 44.1 kHz
[all …]
/freebsd/share/man/man4/
H A Dsnd_hdspe.468 (32kHz-48kHz), 4 channels at double speed (64kHz-96kHz), and 2 channels at
69 quad speed (128kHz-192kHz).
143 .Ql -10dBV .
150 .Ql -10dBV .
158 .Ql -10dBV .
H A Dsnd_hdsp.469 (32kHz-48kHz) and 4 channels at double speed (64kHz-96kHz).
70 Only the HDSP 9632 can operate at quad speed (128kHz-192kHz), ADAT is
145 .Ql -10dBV .
152 .Ql -10dBV .
/freebsd/sys/contrib/device-tree/Bindings/sound/
H A Dti,pcm6240.yaml38 ti,adc3120: Stereo-channel, 768-kHz, Burr-Brown™ audio analog-to-
41 ti,adc5120: 2-Channel, 768-kHz, Burr-Brown™ Audio ADC with 120-dB SNR.
43 ti,adc6120: Stereo-channel, 768-kHz, Burr-Brown™ audio analog-to-
46 ti,dix4192: 216-kHz digital audio converter with Quad-Channel In
52 ti,pcm3120: Automotive, stereo, 106-dB SNR, 768-kHz, low-power
55 ti,pcm3140: Automotive, Quad-Channel, 768-kHz, Burr-Brown™ Audio ADC
58 ti,pcm5120: Automotive, stereo, 120-dB SNR, 768-kHz, low-power
61 ti,pcm5140: Automotive, Quad-Channel, 768-kHz, Burr-Brown™ Audio ADC
64 ti,pcm6120: Automotive, stereo, 123-dB SNR, 768-kHz, low-power
67 ti,pcm6140: Automotive, Quad-Channel, 768-kHz, Burr-Brown™ Audio ADC
[all …]
/freebsd/sys/contrib/device-tree/Bindings/regulator/
H A Drichtek,rt6245-regulator.yaml39 limit 8A, 14A, 12A, 10A. If this property is missing then keep in
55 delay time 0us, 10us, 20us, 40us. If this property is missing then keep
63 Buck switch frequency selection. Each respective value means 400KHz,
64 800KHz, 1200KHz. If this property is missing then keep in chip default.
/freebsd/sys/contrib/device-tree/Bindings/i2c/
H A Di2c-ocores.txt25 Defaults to 100 KHz when the property is not specified
37 frequency is fixed at 100 KHz.
50 interrupts = <10>;
67 interrupts = <10>;
69 clock-frequency = <400000>; /* i2c bus frequency 400 KHz */
H A Dopencores,i2c-ocores.yaml45 frequency is fixed at 100 KHz.
95 interrupts = <10>;
107 interrupts = <10>;
109 clock-frequency = <400000>; /* i2c bus frequency 400 KHz */
/freebsd/sys/contrib/device-tree/Bindings/mfd/
H A Dmxs-lradc.txt18 2 kHz and its default is 2 (= 1 ms)
20 1 ... 2047. It counts at 2 kHz and its default is
21 10 (= 5 ms)
32 fsl,settling = <10>;
40 interrupts = <10 14 15 16 17 18 19 20 21 22 23 24 25>;
44 fsl,settling = <10>;
H A Dmax77802.txt3 The Maxim MAX77802 is a Power Management IC (PMIC) that contains 10 high
5 up application processors and peripherals, a 2-channel 32kHz clock outputs,
H A Dtps65910.txt58 - ti,en-ck32k-xtal: enable external 32-kHz crystal oscillator (see CK32K_CTRL
66 - ti,sleep-keep-ck32k: Keep the 32KHz clock output on in sleep state.
187 ldo7_reg: regulator@10 {
189 reg = <10>;
/freebsd/sys/contrib/device-tree/src/arm/nxp/imx/
H A Dimx6q.dtsi25 /* kHz uV */
33 /* ARM kHz SOC-PU uV */
62 /* kHz uV */
70 /* ARM kHz SOC-PU uV */
97 /* kHz uV */
105 /* ARM kHz SOC-PU uV */
132 /* kHz uV */
140 /* ARM kHz SOC-PU uV */
313 <&iomuxc 9 138 1>, <&iomuxc 10 213 3>, <&iomuxc 13 20 1>,
316 <&iomuxc 22 116 10>;
[all …]
H A Dimx6dl.dtsi24 /* kHz uV */
30 /* ARM kHz SOC-PU uV */
57 /* kHz uV */
63 /* ARM kHz SOC-PU uV */
130 gpio-ranges = <&iomuxc 0 131 2>, <&iomuxc 2 137 8>, <&iomuxc 10 189 2>,
148 gpio-ranges = <&iomuxc 0 97 2>, <&iomuxc 2 105 8>, <&iomuxc 10 99 6>,
154 <&iomuxc 8 146 1>, <&iomuxc 9 151 1>, <&iomuxc 10 147 1>,
169 <&iomuxc 8 155 1>, <&iomuxc 9 170 1>, <&iomuxc 10 169 1>,
179 <&iomuxc 9 207 1>, <&iomuxc 10 206 1>, <&iomuxc 11 133 3>;
/freebsd/sys/contrib/device-tree/src/arm/allwinner/
H A Dsun5i-reference-design-tablet.dtsi55 brightness-levels = <0 10 20 30 40 50 60 70 80 90 100>;
67 allwinner,pa-gpios = <&pio 6 10 GPIO_ACTIVE_HIGH>; /* PG10 */
88 * The gsl1680 is rated at 400KHz and it will not work reliable at
89 * 100KHz, this has been confirmed on multiple different q8 tablets.
90 * All other devices on this bus are also rated for 400KHz.
/freebsd/sys/contrib/device-tree/Bindings/hwmon/
H A Dadt7475.yaml69 - 44444 (22 kHz)
83 "^adi,pin(5|10)-function$":
86 pin 10 on the adi,adt7476 and adi,adt7490.
129 /* PWMs at 22.5 kHz frequency, 50% duty*/
/freebsd/sys/contrib/device-tree/src/arm/intel/socfpga/
H A Dsocfpga_arria10_socdk.dtsi8 model = "Altera SOCFPGA Arria 10";
75 * for TX_CLK on Arria 10.
131 * adjust the falling times to decrease the i2c frequency to 50Khz
132 * because the LCD module does not work at the standard 100Khz
/freebsd/sys/dev/sound/pci/
H A Denvy24ht.h62 /* 00: 24.576MHz(96kHz*256) */
63 /* 01: 49.152MHz(192kHz*256) */
75 #define ENVY24HT_CCSM_I2S_96KHZ 0x40 /* I2S converter 96kHz sampling rate support */
76 #define ENVY24HT_CCSM_I2S_192KHZ 0x08 /* I2S converter 192kHz sampling rate support */
168 #define ENVY24HT_CHAN_REC_MIX 10
/freebsd/sys/dev/iicbus/controller/twsi/
H A Dmv_twsi.c80 #define TWSI_BAUD_RATE_RAW(C,M,N) ((C)/((10*(M+1))<<(N+1)))
81 #define TWSI_BAUD_RATE_SLOW 50000 /* 50kHz */
82 #define TWSI_BAUD_RATE_FAST 100000 /* 100kHz */
209 " %" PRIu32 " kHz (M=%d, N=%d) for slow,\n" in mv_twsi_attach()
210 " %" PRIu32 " kHz (M=%d, N=%d) for fast.\n", in mv_twsi_attach()
/freebsd/sys/contrib/device-tree/Bindings/input/
H A Diqs269a.yaml183 3: 2 MHz (500 kHz)
367 2: 10 uA
390 1: 2 MHz (500 kHz)
391 2: 1 MHz (250 kHz)
392 3: 500 kHz (125 kHz)
470 default: 10
H A Diqs626a.yaml272 2: 10 uA
284 1: 2 MHz (500 kHz)
285 2: 1 MHz (250 kHz)
286 3: 500 kHz (125 kHz)
400 3: 2 MHz (500 kHz)
593 2: 10 uA
604 1: 2 MHz (500 kHz)
605 2: 1 MHz (250 kHz)
606 3: 500 kHz (125 kHz)
/freebsd/sys/contrib/device-tree/src/mips/ingenic/
H A Drs90.dts59 gpios = <&gpc 10 GPIO_ACTIVE_LOW>;
96 debounce-interval = <10>;
257 ingenic,nemc-tAS = <10>;
259 ingenic,nemc-tBP = <10>;
297 /* Use 32kHz oscillator as the parent of the RTC clock */
304 * 750 kHz for the system timer and clocksource, and use RTC as the
H A Dcu1000-neo.dts48 * Use the 32.768 kHz oscillator as the parent of the RTC for a higher
56 /* 1500 kHz for the system timer and clocksource */
150 brcm,drive-strength = <10>;
H A Dcu1830-neo.dts48 * Use the 32.768 kHz oscillator as the parent of the RTC for a higher
56 /* 1500 kHz for the system timer and clocksource */
153 brcm,drive-strength = <10>;
H A Dci20.dts166 * Use the 32.768 kHz oscillator as the parent of the RTC for a higher
181 * 750 kHz for the system timers and clocksource,
185 * 3000 kHz for the OST timer to provide a higher
420 ingenic,nemc-tAS = <10>;
422 ingenic,nemc-tBP = <10>;
488 ingenic,nemc-tAH = <10>;
/freebsd/contrib/ntp/ntpd/
H A Drefclock_chu.c36 * Ottawa, Ontario. Transmissions are made continuously on 3330 kHz,
37 * 7850 kHz and 14670 kHz in upper sideband, compatible AM mode. An
44 * kHz and mu-law companding. This is the same standard as used by the
120 * where n is the number of characters in the burst (0-10), b the burst
126 * 10 38 0 16 9 06851292930685129293
128 * is interpreted as containing 10 characters with burst distance 38,
137 * where n is the number of characters in the burst (0-10), b the burst
142 * 10 40 1091891300ef6e76ec
144 * is interpreted as containing 10 characters with burst distance 40.
169 * ident identifier (CHU0 3330 kHz, CHU1 7850 kHz, CHU2 14670 kHz)
[all …]

123456789