| /linux/drivers/gpu/drm/tests/ |
| H A D | drm_format_helper_test.c | 21 #define TEST_USE_DEFAULT_PITCH 0 129 .clip = DRM_RECT_INIT(0, 0, 1, 1), 130 .xrgb8888 = { 0x01FF0000 }, 133 .expected = { 0x4C }, 137 .expected = { 0xE0 }, 141 .expected = { 0xF800 }, 142 .expected_swab = { 0x00F8 }, 146 .expected = { 0x7C00 }, 150 .expected = { 0xFC00 }, 154 .expected = { 0xF801 }, [all …]
|
| /linux/arch/sparc/kernel/ |
| H A D | btext.c | 43 unsigned long address = 0; in btext_initialize() 46 if (prom_getproperty(node, "width", (char *)&width, 4) < 0) in btext_initialize() 48 if (prom_getproperty(node, "height", (char *)&height, 4) < 0) in btext_initialize() 50 if (prom_getproperty(node, "depth", (char *)&depth, 4) < 0) in btext_initialize() 54 if (prom_getproperty(node, "linebytes", (char *)&prop, 4) >= 0 && in btext_initialize() 55 prop != 0xffffffffu) in btext_initialize() 59 pitch = 0x1000; in btext_initialize() 61 if (prom_getproperty(node, "address", (char *)&prop, 4) >= 0) in btext_initialize() 67 if (address == 0) in btext_initialize() 70 g_loc_X = 0; in btext_initialize() [all …]
|
| /linux/Documentation/devicetree/bindings/opp/ |
| H A D | opp-v2.yaml | 29 #size-cells = <0>; 31 cpu@0 { 34 reg = <0>; 36 clocks = <&clk_controller 0>; 47 clocks = <&clk_controller 0>; 86 #size-cells = <0>; 88 cpu@0 { 91 reg = <0>; 93 clocks = <&clk_controller 0>; 170 #size-cells = <0>; [all …]
|
| /linux/arch/powerpc/kernel/ |
| H A D | btext.c | 43 unsigned long disp_BAT[2] __initdata = {0, 0}; 72 * The display is mapped to virtual address 0xD0000000, rather 74 * in the region starting at 0xC0000000 (PAGE_OFFSET). 85 unsigned long vaddr = PAGE_OFFSET + 0x10000000; in btext_prepare_BAT() 91 boot_text_mapped = 0; in btext_prepare_BAT() 94 lowbits = addr & ~0xFF000000UL; in btext_prepare_BAT() 95 addr &= 0xFF000000UL; in btext_prepare_BAT() 96 disp_BAT[0] = vaddr | (BL_16M<<2) | 2; in btext_prepare_BAT() 110 g_loc_X = 0; in btext_setup_display() 111 g_loc_Y = 0; in btext_setup_display() [all …]
|
| /linux/drivers/video/fbdev/ |
| H A D | atafb_utils.h | 15 * memset(_, 0, _). However their five instances add at least a kilobyte 52 return 0; in fb_memclear_small() 55 " lsr.l #1,%1 ; jcc 1f ; move.b %2,-(%0)\n" in fb_memclear_small() 56 "1: lsr.l #1,%1 ; jcc 1f ; move.w %2,-(%0)\n" in fb_memclear_small() 57 "1: lsr.l #1,%1 ; jcc 1f ; move.l %2,-(%0)\n" in fb_memclear_small() 58 "1: lsr.l #1,%1 ; jcc 1f ; move.l %2,-(%0) ; move.l %2,-(%0)\n" in fb_memclear_small() 61 : "d" (0), "0" ((char *)s + count), "1" (count)); in fb_memclear_small() 66 "2: movem.l %2/%%d4/%%d5/%%d6,-(%0)\n" in fb_memclear_small() 70 : "d" (0), "0" (s), "1" (count) in fb_memclear_small() 74 return 0; in fb_memclear_small() [all …]
|
| /linux/drivers/gpu/drm/i915/gt/ |
| H A D | selftest_workarounds.c | 26 { INTEL_GEMINILAKE, 0x731c } 41 if (i915_request_wait(rq, 0, HZ / 5) < 0) in request_add_sync() 50 int err = 0; in request_add_spin() 67 memset(lists, 0, sizeof(*lists)); in reference_lists_init() 121 memset(cs, 0xc5, PAGE_SIZE); in read_nonprivs() 131 err = i915_vma_pin(vma, 0, 0, PIN_GLOBAL); in read_nonprivs() 155 for (i = 0; i < RING_MAX_NONPRIV_SLOTS; i++) { in read_nonprivs() 159 *cs++ = 0; in read_nonprivs() 192 for (i = 0; i < RING_MAX_NONPRIV_SLOTS; i++) { in print_results() 196 pr_info("RING_NONPRIV[%d]: expected 0x%08x, found 0x%08x\n", in print_results() [all …]
|
| /linux/drivers/net/ethernet/netronome/nfp/bpf/ |
| H A D | jit.c | 261 err = swreg_to_unrestricted(reg_none(), base, reg_imm(0), ®); in emit_rtn() 267 __emit_br_alu(nfp_prog, reg.areg, reg.breg, 0, defer, reg.dst_lmextn, in emit_rtn() 305 err = swreg_to_unrestricted(dst, dst, reg_imm(imm & 0xff), ®); in emit_immed() 336 * 0. Even after we do this subtraction, shift amount 0 will be turned in __emit_shf() 337 * into 32 which will eventually be encoded the same as 0 because only in __emit_shf() 339 * FIELD_PREP check done later on shift mask (0x1f), due to 32 is out of in __emit_shf() 390 emit_shf(nfp_prog, dst, lreg, op, rreg, sc, 0); in emit_shf_indir() 567 err = swreg_to_unrestricted(reg_none(), src, reg_imm(0), ®); in emit_csr_wr() 578 /* CSR value is read in following immed[gpr, 0] */ 581 __emit_lcsr(nfp_prog, 0, 0, false, addr, false, false); in __emit_csr_rd() [all …]
|