Searched +full:0 +full:xf20 (Results 1 – 8 of 8) sorted by relevance
/freebsd/sys/dev/agp/ |
H A D | agp_via.c | 48 #define REG_GARTCTRL 0 71 if (agp_find_caps(dev) == 0) in agp_via_match() 75 case 0x01981106: in agp_via_match() 77 case 0x02591106: in agp_via_match() 79 case 0x02691106: in agp_via_match() 81 case 0x02961106: in agp_via_match() 83 case 0x03051106: in agp_via_match() 85 case 0x03141106: in agp_via_match() 87 case 0x03241106: in agp_via_match() 89 case 0x03271106: in agp_via_match() [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/pci/ |
H A D | qcom,pcie-sa8775p.yaml | 91 reg = <0x0 0x01c00000 0x0 0x3000>, 92 <0x0 0x40000000 0x0 0xf20>, 93 <0x0 0x40000f20 0x0 0xa8>, 94 <0x0 0x40001000 0x0 0x4000>, 95 <0x0 0x40100000 0x0 0x100000>, 96 <0x0 0x01c03000 0x0 0x1000>; 98 ranges = <0x01000000 0x0 0x00000000 0x0 0x40200000 0x0 0x100000>, 99 <0x02000000 0x0 0x40300000 0x0 0x40300000 0x0 0x1fd00000>; 101 bus-range = <0x00 0xff>; 103 linux,pci-domain = <0>; [all …]
|
/freebsd/sys/dev/bhnd/cores/pcie2/ |
H A D | bhnd_pcie2_reg.h | 31 #define BHND_PCIE2_DMA64_TRANSLATION 0x8000000000000000 /**< PCIe-Gen2 DMA64 address translation */ 32 #define BHND_PCIE2_DMA64_MASK 0xc000000000000000 /**< PCIe-Gen2 DMA64 translation mask */ 38 #define BHND_PCIE2_CLK_CONTROL 0x000 40 #define BHND_PCIE2_RC_PM_CONTROL 0x004 41 #define BHND_PCIE2_RC_PM_STATUS 0x008 42 #define BHND_PCIE2_EP_PM_CONTROL 0x00C 43 #define BHND_PCIE2_EP_PM_STATUS 0x010 44 #define BHND_PCIE2_EP_LTR_CONTROL 0x014 45 #define BHND_PCIE2_EP_LTR_STATUS 0x018 46 #define BHND_PCIE2_EP_OBFF_STATUS 0x01C [all …]
|
/freebsd/sys/contrib/device-tree/src/arm64/qcom/ |
H A D | sa8775p.dtsi | 27 #clock-cells = <0>; 32 #clock-cells = <0>; 38 #size-cells = <0>; 40 CPU0: cpu@0 { 43 reg = <0x0 0x0>; 45 qcom,freq-domain = <&cpufreq_hw 0>; 65 reg = <0x0 0x100>; 67 qcom,freq-domain = <&cpufreq_hw 0>; 82 reg = <0x0 0x200>; 84 qcom,freq-domain = <&cpufreq_hw 0>; [all …]
|
H A D | x1e80100.dtsi | 36 #clock-cells = <0>; 42 #clock-cells = <0>; 47 #clock-cells = <0>; 56 #clock-cells = <0>; 66 #size-cells = <0>; 68 CPU0: cpu@0 { 71 reg = <0x0 0x0>; 88 reg = <0x0 0x100>; 99 reg = <0x0 0x200>; 110 reg = <0x0 0x300>; [all …]
|
/freebsd/sys/dev/sound/pci/hda/ |
H A D | hda_reg.h | 37 #define HDA_CMD_VERB_MASK 0x000fffff 38 #define HDA_CMD_VERB_SHIFT 0 39 #define HDA_CMD_NID_MASK 0x0ff00000 41 #define HDA_CMD_CAD_MASK 0xf0000000 62 #define HDA_CMD_VERB_GET_PARAMETER 0xf00 69 #define HDA_CMD_VERB_GET_CONN_SELECT_CONTROL 0xf01 70 #define HDA_CMD_VERB_SET_CONN_SELECT_CONTROL 0x701 74 HDA_CMD_VERB_GET_CONN_SELECT_CONTROL, 0x0)) 80 #define HDA_CMD_VERB_GET_CONN_LIST_ENTRY 0xf02 90 #define HDA_CMD_VERB_GET_PROCESSING_STATE 0xf03 [all …]
|
/freebsd/usr.sbin/bhyve/ |
H A D | hda_reg.h | 37 #define HDA_CMD_VERB_MASK 0x000fffff 38 #define HDA_CMD_VERB_SHIFT 0 39 #define HDA_CMD_NID_MASK 0x0ff00000 41 #define HDA_CMD_CAD_MASK 0xf0000000 62 #define HDA_CMD_VERB_GET_PARAMETER 0xf00 69 #define HDA_CMD_VERB_GET_CONN_SELECT_CONTROL 0xf01 70 #define HDA_CMD_VERB_SET_CONN_SELECT_CONTROL 0x701 74 HDA_CMD_VERB_GET_CONN_SELECT_CONTROL, 0x0)) 80 #define HDA_CMD_VERB_GET_CONN_LIST_ENTRY 0xf02 90 #define HDA_CMD_VERB_GET_PROCESSING_STATE 0xf03 [all …]
|
/freebsd/sys/dev/cxgbe/common/ |
H A D | t4_regs.h | 36 #define MYPF_BASE 0x1b000 39 #define PF0_BASE 0x1e000 42 #define PF1_BASE 0x1e400 45 #define PF2_BASE 0x1e800 48 #define PF3_BASE 0x1ec00 51 #define PF4_BASE 0x1f000 54 #define PF5_BASE 0x1f400 57 #define PF6_BASE 0x1f800 60 #define PF7_BASE 0x1fc00 63 #define PF_STRIDE 0x400 [all …]
|