/linux/arch/powerpc/boot/dts/fsl/ |
H A D | pq3-etsec2-0.dtsi | 2 * PQ3 eTSEC2 device tree stub [ @ offsets 0x24000/0xb0000 ] 38 #size-cells = <0>; 40 reg = <0x24000 0x1000 0xb0030 0x4>; 49 fsl,num_rx_queues = <0x8>; 50 fsl,num_tx_queues = <0x8>; 58 reg = <0xb0000 0x1000>; 59 interrupts = <29 2 0 0 30 2 0 0 34 2 0 0>;
|
H A D | qoriq-fman-0-10g-0.dtsi | 2 * QorIQ FMan 10g port #0 device tree stub [ controller @ offset 0x400000 ] 37 cell-index = <0x10>; 39 reg = <0x90000 0x1000>; 43 cell-index = <0x30>; 45 reg = <0xb0000 0x1000>; 49 cell-index = <0x8>; 51 reg = <0xf0000 0x1000>; 57 #size-cells = <0>; 59 reg = <0xf1000 0x1000>; 60 interrupts = <101 2 0 0>;
|
H A D | qoriq-fman-1-10g-0.dtsi | 2 * QorIQ FMan 10g port #0 device tree stub [ controller @ offset 0x500000 ] 37 cell-index = <0x10>; 39 reg = <0x90000 0x1000>; 43 cell-index = <0x30>; 45 reg = <0xb0000 0x1000>; 49 cell-index = <0x8>; 51 reg = <0xf0000 0x1000>; 57 #size-cells = <0>; 59 reg = <0xf1000 0x1000>;
|
H A D | qoriq-fman3-1-10g-0.dtsi | 2 * QorIQ FMan v3 10g port #0 device tree stub [ controller @ offset 0x500000 ] 37 cell-index = <0x10>; 39 reg = <0x90000 0x1000>; 44 cell-index = <0x30>; 46 reg = <0xb0000 0x1000>; 51 cell-index = <0x8>; 53 reg = <0xf0000 0x1000>; 68 #size-cells = <0>; 70 reg = <0xf1000 0x1000>; 73 pcsphy14: ethernet-phy@0 { [all …]
|
H A D | qoriq-fman3-0-10g-0.dtsi | 2 * QorIQ FMan v3 10g port #0 device tree stub [ controller @ offset 0x400000 ] 37 cell-index = <0x10>; 39 reg = <0x90000 0x1000>; 44 cell-index = <0x30>; 46 reg = <0xb0000 0x1000>; 51 cell-index = <0x8>; 53 reg = <0xf0000 0x1000>; 68 #size-cells = <0>; 70 reg = <0xf1000 0x1000>; 73 pcsphy6: ethernet-phy@0 { [all …]
|
/linux/drivers/video/ |
H A D | screen_info_generic.c | 12 memset(r, 0, sizeof(*r)); in resource_init_named() 37 case 0x0d: /* 320x200-4 */ in __screen_info_has_ega_gfx() 38 case 0x0e: /* 640x200-4 */ in __screen_info_has_ega_gfx() 39 case 0x0f: /* 640x350-1 */ in __screen_info_has_ega_gfx() 40 case 0x10: /* 640x350-4 */ in __screen_info_has_ega_gfx() 50 case 0x10: /* 640x480-1 */ in __screen_info_has_vga_gfx() 51 case 0x12: /* 640x480-4 */ in __screen_info_has_vga_gfx() 52 case 0x13: /* 320-200-8 */ in __screen_info_has_vga_gfx() 53 case 0x6a: /* 800x600-4 (VESA) */ in __screen_info_has_vga_gfx() 82 if (num > 0) in screen_info_resources() [all …]
|
/linux/Documentation/devicetree/bindings/mailbox/ |
H A D | marvell,armada-3700-rwtm-mailbox.txt | 13 reg = <0xb0000 0x100>;
|
/linux/drivers/staging/media/atomisp/pci/ |
H A D | str2mem_defs.h | 19 #define _STR2MEM_CRUN_BIT 0x100000 20 #define _STR2MEM_CMD_BITS 0x0F0000 21 #define _STR2MEM_COUNT_BITS 0x00FFFF 23 #define _STR2MEM_BLOCKS_CMD 0xA0000 24 #define _STR2MEM_PACKETS_CMD 0xB0000 25 #define _STR2MEM_BYTES_CMD 0xC0000 26 #define _STR2MEM_BYTES_FROM_PACKET_CMD 0xD0000 28 #define _STR2MEM_SOFT_RESET_REG_ID 0
|
/linux/arch/arm64/boot/dts/freescale/ |
H A D | qoriq-fman3-0-10g-0.dtsi | 3 * QorIQ FMan v3 10g port #0 device tree 11 cell-index = <0x10>; 13 reg = <0x90000 0x1000>; 18 cell-index = <0x30>; 20 reg = <0xb0000 0x1000>; 25 cell-index = <0x8>; 27 reg = <0xf0000 0x1000>; 35 #size-cells = <0>; 37 reg = <0xf1000 0x1000>; 39 pcsphy6: ethernet-phy@0 { [all …]
|
/linux/Documentation/devicetree/bindings/clock/ |
H A D | qcom,gcc-msm8998.yaml | 56 reg = <0x00100000 0xb0000>; 59 <0>;
|
/linux/drivers/clk/imx/ |
H A D | clk-imx8qxp-lpcg.h | 11 #define LSIO_PWM_0_LPCG 0x00000 12 #define LSIO_PWM_1_LPCG 0x10000 13 #define LSIO_PWM_2_LPCG 0x20000 14 #define LSIO_PWM_3_LPCG 0x30000 15 #define LSIO_PWM_4_LPCG 0x40000 16 #define LSIO_PWM_5_LPCG 0x50000 17 #define LSIO_PWM_6_LPCG 0x60000 18 #define LSIO_PWM_7_LPCG 0x70000 19 #define LSIO_GPIO_0_LPCG 0x80000 20 #define LSIO_GPIO_1_LPCG 0x90000 [all …]
|
/linux/tools/perf/arch/s390/util/ |
H A D | auxtrace.c | 14 #define PERF_EVENT_CPUM_SF 0xB0000 /* Event: Basic-sampling */ 15 #define PERF_EVENT_CPUM_SF_DIAG 0xBD000 /* Event: Combined-sampling */ 27 return 0; in cpumsf_info_priv_size() 37 return 0; in cpumsf_info_fill() 43 return 0; in cpumsf_reference() 72 return 0; in cpumsf_recording_options() 80 return 0; in cpumsf_parse_snapshot_options() 92 int diagnose = 0; in auxtrace_record__init() 94 *err = 0; in auxtrace_record__init() 95 if (evlist->core.nr_entries == 0) in auxtrace_record__init()
|
/linux/arch/mips/boot/dts/ralink/ |
H A D | gardena_smart_gateway_mt7688.dts | 18 memory@0 { 20 reg = <0x0 0x8000000>; 27 pinctrl-0 = <&pinmux_gpio_gpio>; /* GPIO11 */ 40 pinctrl-0 = <&pinmux_pwm0_gpio>, /* GPIO18 */ 130 pinctrl-0 = <&pinmux_spi_spi>, <&pinmux_spi_cs1_cs>; 132 flash@0 { 134 reg = <0>; 142 partition@0 { 144 reg = <0x0 0xa0000>; 150 reg = <0xa0000 0x10000>; [all …]
|
/linux/arch/arm/mach-dove/ |
H A D | dove.h | 14 * e0000000 @runtime 128M PCIe-0 Memory space 18 * f2000000 fee00000 1M PCIe-0 I/O space 22 #define DOVE_CESA_PHYS_BASE 0xc8000000 23 #define DOVE_CESA_VIRT_BASE IOMEM(0xfdb00000) 26 #define DOVE_PCIE0_MEM_PHYS_BASE 0xe0000000 29 #define DOVE_PCIE1_MEM_PHYS_BASE 0xe8000000 32 #define DOVE_BOOTROM_PHYS_BASE 0xf8000000 35 #define DOVE_SCRATCHPAD_PHYS_BASE 0xf0000000 36 #define DOVE_SCRATCHPAD_VIRT_BASE IOMEM(0xfdd00000) 39 #define DOVE_SB_REGS_PHYS_BASE 0xf1000000 [all …]
|
/linux/arch/arm/boot/dts/mediatek/ |
H A D | mt7629-rfb.dts | 41 reg = <0x40000000 0x10000000>; 65 pinctrl-0 = <ð_pins>; 69 gmac0: mac@0 { 71 reg = <0>; 89 #size-cells = <0>; 91 phy0: ethernet-phy@0 { 92 reg = <0>; 99 pinctrl-0 = <&i2c_pins>; 105 pinctrl-0 = <&qspi_pins>; 108 flash@0 { [all …]
|
/linux/arch/arm/mach-imx/ |
H A D | mx3x.h | 36 #define MX3x_L2CC_BASE_ADDR 0x30000000 42 #define MX3x_AIPS1_BASE_ADDR 0x43f00000 44 #define MX3x_MAX_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x04000) 45 #define MX3x_EVTMON_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x08000) 46 #define MX3x_CLKCTL_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x0c000) 47 #define MX3x_ETB_SLOT4_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x10000) 48 #define MX3x_ETB_SLOT5_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x14000) 49 #define MX3x_ECT_CTIO_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x18000) 50 #define MX3x_I2C_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x80000) 51 #define MX3x_I2C3_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x84000) [all …]
|
/linux/Documentation/devicetree/bindings/memory-controllers/ |
H A D | nvidia,tegra186-mc.yaml | 27 pattern: "^memory-controller@[0-9a-f]+$" 62 "^external-memory-controller@[0-9a-f]+$": 95 const: 0 244 reg = <0x0 0x02c00000 0x0 0x10000>, /* MC-SID */ 245 <0x0 0x02c10000 0x0 0x10000>, /* Broadcast channel */ 246 <0x0 0x02c20000 0x0 0x10000>, /* MC0 */ 247 <0x0 0x02c30000 0x0 0x10000>, /* MC1 */ 248 <0x0 0x02c40000 0x0 0x10000>, /* MC2 */ 249 <0x0 0x02c50000 0x0 0x10000>; /* MC3 */ 256 ranges = <0x0 0x02c00000 0x0 0x02c00000 0x0 0xb0000>; [all …]
|
/linux/drivers/gpu/drm/sun4i/ |
H A D | sun8i_mixer.h | 19 #define SUN8I_MIXER_GLOBAL_CTL 0x0 20 #define SUN8I_MIXER_GLOBAL_STATUS 0x4 21 #define SUN8I_MIXER_GLOBAL_DBUFF 0x8 22 #define SUN8I_MIXER_GLOBAL_SIZE 0xc 24 #define SUN8I_MIXER_GLOBAL_CTL_RT_EN BIT(0) 26 #define SUN8I_MIXER_GLOBAL_DBUFF_ENABLE BIT(0) 28 #define DE2_MIXER_UNIT_SIZE 0x6000 29 #define DE3_MIXER_UNIT_SIZE 0x3000 31 #define DE2_BLD_BASE 0x1000 32 #define DE2_CH_BASE 0x2000 [all …]
|
/linux/sound/isa/msnd/ |
H A D | msnd_pinnacle.c | 95 snd_msnd_DAPQ(chip, 0); in snd_msnd_eval_dsp_msg() 100 chip->playDMAPos = 0; in snd_msnd_eval_dsp_msg() 111 chip->captureDMAPos = 0; in snd_msnd_eval_dsp_msg() 139 ": DSP message %d 0x%02x\n", in snd_msnd_eval_dsp_msg() 151 dev_dbg(chip->card->dev, LOGNAME ": HIMT message %d 0x%02x\n", in snd_msnd_eval_dsp_msg() 175 head = 0; in snd_msnd_interrupt() 198 while (timeout-- > 0) { in snd_msnd_reset_dsp() 200 return 0; in snd_msnd_reset_dsp() 223 if (snd_msnd_reset_dsp(chip, &info) < 0) { in snd_msnd_probe() 232 "I/O 0x%lx-0x%lx, IRQ %d, memory mapped to 0x%lX-0x%lX\n", in snd_msnd_probe() [all …]
|
/linux/arch/arm64/boot/dts/qcom/ |
H A D | sm6375-sony-xperia-murray-pdx225.dts | 8 /* PMK8350 is configured to use SID6 instead of 0 */ 32 reg = <0 0x85200000 0 0xc00000>; 53 pinctrl-0 = <&vol_down_n>; 68 reg = <0 0x85200000 0 0xc00000>; 74 reg = <0 0xffc40000 0 0xb0000>; 75 record-size = <0x10000>; 76 console-size = <0x60000>; 77 ftrace-size = <0x10000>; 78 pmsg-size = <0x20000>; 88 pinctrl-0 = <&ts_avdd_default>; [all …]
|
/linux/drivers/net/wireless/realtek/rtlwifi/rtl8723ae/ |
H A D | hal_bt_coexist.c | 86 u8 bt_rssi_state = 0; in rtl8723e_dm_bt_check_coex_rssi_state1() 213 long undecoratedsmoothed_pwdb = 0; in rtl8723e_dm_bt_check_coex_rssi_state() 214 u8 bt_rssi_state = 0; in rtl8723e_dm_bt_check_coex_rssi_state() 336 long undecoratedsmoothed_pwdb = 0; in rtl8723e_dm_bt_get_rx_ss() 356 u8 h2c_parameter[3] = {0}; in rtl8723e_dm_bt_balance() 361 h2c_parameter[0] = ms0; in rtl8723e_dm_bt_balance() 364 h2c_parameter[2] = 0; in rtl8723e_dm_bt_balance() 365 h2c_parameter[1] = 0; in rtl8723e_dm_bt_balance() 366 h2c_parameter[0] = 0; in rtl8723e_dm_bt_balance() 371 "[DM][BT], Balance=[%s:%dms:%dms], write 0xc=0x%x\n", in rtl8723e_dm_bt_balance() [all …]
|
/linux/Documentation/devicetree/bindings/powerpc/fsl/ |
H A D | dcsr.txt | 51 ranges = <0x00000000 0xf 0x00000000 0x01008000>; 95 dcsr-epu@0 { 97 interrupts = <52 2 0 0 98 84 2 0 0 99 85 2 0 0>; 101 reg = <0x0 0x1000>; 138 reg = <0x1000 0x1000 0x1000000 0x8000>; 163 reg = <0x2000 0x1000>; 196 reg = <0x8000 0x1000 0xB0000 0x1000>; 225 reg = <0x9000 0x1000>; [all …]
|
/linux/arch/arm64/boot/dts/marvell/ |
H A D | armada-37xx.dtsi | 35 reg = <0 0x4000000 0 0x200000>; 40 reg = <0 0x4400000 0 0x1000000>; 47 #size-cells = <0>; 48 cpu0: cpu@0 { 51 reg = <0>; 85 /* 32M internal register @ 0xd000_0000 */ 86 ranges = <0x0 0x0 0xd0000000 0x2000000>; 90 reg = <0x8300 0x40>; 98 reg = <0xd000 0x1000>; 104 #size-cells = <0>; [all …]
|
/linux/drivers/video/console/ |
H A D | mdacon.c | 78 module_param(mda_first_vc, int, 0); 80 module_param(mda_last_vc, int, 0); 86 #define MDA_CURSOR_BLINKING 0x00 87 #define MDA_CURSOR_OFF 0x20 88 #define MDA_CURSOR_SLOWBLINK 0x60 90 #define MDA_MODE_GRAPHICS 0x02 91 #define MDA_MODE_VIDEO_EN 0x08 92 #define MDA_MODE_BLINK_EN 0x20 93 #define MDA_MODE_GFX_PAGE1 0x80 95 #define MDA_STATUS_HSYNC 0x01 [all …]
|
/linux/arch/x86/boot/compressed/ |
H A D | misc.c | 39 #define memzero(s, n) memset((s), 0, (n)) 105 #define XMTRDY 0x20 107 #define TXR 0 /* Transmit register (WRITE) */ 111 unsigned timeout = 0xffff; in serial_putchar() 113 while ((inb(early_serial_base + LSR) & XMTRDY) == 0 && --timeout) in serial_putchar() 133 if (lines == 0 || cols == 0) in __putstr() 139 while ((c = *s++) != '\0') { in __putstr() 141 x = 0; in __putstr() 149 x = 0; in __putstr() 163 outb(0xff & (pos >> 9), vidport+1); in __putstr() [all …]
|