/freebsd/sys/contrib/device-tree/src/powerpc/ |
H A D | mpc834x_mds.dts | 27 #size-cells = <0>; 29 PowerPC,8349@0 { 31 reg = <0x0>; 36 timebase-frequency = <0>; // from bootloader 37 bus-frequency = <0>; // from bootloader 38 clock-frequency = <0>; // from bootloader 44 reg = <0x00000000 0x10000000>; // 256MB at 0 49 reg = <0xe2400000 0x8000>; 57 ranges = <0x0 0xe0000000 0x00100000>; 58 reg = <0xe0000000 0x00000200>; [all …]
|
H A D | pq2fads.dts | 26 #size-cells = <0>; 28 cpu@0 { 30 reg = <0x0>; 35 timebase-frequency = <0>; 36 clock-frequency = <0>; 42 reg = <0x0 0x0>; 50 reg = <0xf0010100 0x60>; 52 ranges = <0x0 0x0 0xff800000 0x800000 53 0x1 0x0 0xf4500000 0x8000 54 0x8 0x0 0xf8200000 0x8000>; [all …]
|
H A D | mpc8272ads.dts | 25 #size-cells = <0>; 27 PowerPC,8272@0 { 29 reg = <0x0>; 34 timebase-frequency = <0>; 35 bus-frequency = <0>; 36 clock-frequency = <0>; 42 reg = <0x0 0x0>; 50 reg = <0xf0010100 0x40>; 52 ranges = <0x0 0x0 0xff800000 0x00800000 53 0x1 0x0 0xf4500000 0x8000 [all …]
|
H A D | mpc8379_mds.dts | 26 #size-cells = <0>; 28 PowerPC,8379@0 { 30 reg = <0x0>; 35 timebase-frequency = <0>; 36 bus-frequency = <0>; 37 clock-frequency = <0>; 43 reg = <0x00000000 0x20000000>; // 512MB at 0 50 reg = <0xe0005000 0x1000>; 51 interrupts = <77 0x8>; 55 ranges = <0 0x0 0xfe000000 0x02000000 [all …]
|
H A D | mpc5121ads.dts | 21 nand@0 { 23 reg = <0x00000000 0x40000000>; /* 512MB + 512MB */ 28 ranges = <0x0 0x0 0xfc000000 0x04000000 29 0x2 0x0 0x82000000 0x00008000>; 31 flash@0,0 { 33 reg = <0 0x0 0x4000000>; 39 protected@0 { 41 reg = <0x00000000 0x00040000>; // first sector is protected 46 reg = <0x00040000 0x03c00000>; // 60M for filesystem 50 reg = <0x03c40000 0x00280000>; // 2.5M for kernel [all …]
|
H A D | mpc8378_mds.dts | 28 #size-cells = <0>; 30 PowerPC,8378@0 { 32 reg = <0x0>; 37 timebase-frequency = <0>; 38 bus-frequency = <0>; 39 clock-frequency = <0>; 45 reg = <0x00000000 0x20000000>; // 512MB at 0 52 reg = <0xe0005000 0x1000>; 53 interrupts = <77 0x8>; 57 ranges = <0 0x0 0xfe000000 0x02000000 [all …]
|
H A D | mpc832x_mds.dts | 39 #size-cells = <0>; 41 PowerPC,8323@0 { 43 reg = <0x0>; 48 timebase-frequency = <0>; 49 bus-frequency = <0>; 50 clock-frequency = <0>; 56 reg = <0x00000000 0x08000000>; 61 reg = <0xf8000000 0x8000>; 69 ranges = <0x0 0xe0000000 0x00100000>; 70 reg = <0xe0000000 0x00000200>; [all …]
|
H A D | mpc8377_mds.dts | 28 #size-cells = <0>; 30 PowerPC,8377@0 { 32 reg = <0x0>; 37 timebase-frequency = <0>; 38 bus-frequency = <0>; 39 clock-frequency = <0>; 45 reg = <0x00000000 0x20000000>; // 512MB at 0 52 reg = <0xe0005000 0x1000>; 53 interrupts = <77 0x8>; 57 ranges = <0 0x0 0xfe000000 0x02000000 [all …]
|
H A D | mpc836x_mds.dts | 31 #size-cells = <0>; 33 PowerPC,8360@0 { 35 reg = <0x0>; 48 reg = <0x00000000 0x10000000>; 56 reg = <0xe0005000 0xd8>; 57 ranges = <0 0 0xfe000000 0x02000000 58 1 0 0xf8000000 0x00008000>; 60 flash@0,0 { 62 reg = <0 0 0x2000000>; 67 bcsr@1,0 { [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/nvmem/ |
H A D | qcom,spmi-sdam.yaml | 42 #size-cells = <0>; 46 reg = <0xb000>; 49 ranges = <0 0xb000 0x100>; 53 reg = <0x50 0x1>;
|
/freebsd/contrib/processor-trace/libipt/test/src/ |
H A D | ptunit-config.c | 111 ptu_int_eq(errcode, 0); in from_user() 126 memset(&config, 0xcd, sizeof(config)); in from_user_small() 133 ptu_int_eq(errcode, 0); in from_user_small() 138 ptu_uint_eq(config.errata.bdm70, 0); in from_user_small() 155 ptu_int_eq(errcode, 0); in from_user_big() 188 ptu_uint_eq(config.addr_filter.config.addr_cfg, 0ull); in addr_filter_none() 190 for (filter = 0; filter < 4; ++filter) { in addr_filter_none() 210 config.addr_filter.addr0_a = 0xa000ull; in addr_filter_0() 211 config.addr_filter.addr0_b = 0xb000ull; in addr_filter_0() 213 ptu_uint_ne(config.addr_filter.config.addr_cfg, 0ull); in addr_filter_0() [all …]
|
/freebsd/sys/contrib/device-tree/src/powerpc/fsl/ |
H A D | mpc8548cds.dtsi | 36 nor@0,0 { 40 reg = <0x0 0x0 0x01000000>; 44 partition@0 { 45 reg = <0x0 0x0b00000>; 50 reg = <0x0b00000 0x0400000>; 55 reg = <0x0f00000 0x060000>; 60 reg = <0x0f60000 0x020000>; 66 reg = <0x0f80000 0x080000>; 72 board-control@1,0 { 74 reg = <0x1 0x0 0x1000>; [all …]
|
H A D | interlaken-lac-portals.dtsi | 34 #address-cells = <0x1>; 35 #size-cells = <0x1>; 38 lportal0: lac-portal@0 { 39 compatible = "fsl,interlaken-lac-portal-v1.0"; 40 reg = <0x0 0x1000>; 44 compatible = "fsl,interlaken-lac-portal-v1.0"; 45 reg = <0x1000 0x1000>; 49 compatible = "fsl,interlaken-lac-portal-v1.0"; 50 reg = <0x2000 0x1000>; 54 compatible = "fsl,interlaken-lac-portal-v1.0"; [all …]
|
H A D | mpc8544si-post.dtsi | 39 interrupts = <19 2 0 0>; 42 /* controller at 0x8000 */ 46 interrupts = <24 0x2 0 0>; 47 bus-range = <0 0xff>; 53 /* controller at 0x9000 */ 59 bus-range = <0 255>; 61 interrupts = <25 2 0 0>; 63 pcie@0 { 64 reg = <0 0 0 0 0>; 69 interrupts = <25 2 0 0>; [all …]
|
/freebsd/sys/contrib/device-tree/src/arm64/qcom/ |
H A D | pmk8350.dtsi | 13 #define PMK8350_SID 0 21 mode-recovery = <0x01>; 22 mode-bootloader = <0x02>; 31 #size-cells = <0>; 35 reg = <0x1300>, <0x800>; 40 interrupts = <PMK8350_SID 0x13 0x7 IRQ_TYPE_EDGE_BOTH>; 47 interrupts = <PMK8350_SID 0x13 0x [all...] |
/freebsd/sys/dev/mii/ |
H A D | jmphyreg.h | 38 #define JMPHY_SSR 0x11 39 #define JMPHY_SSR_SPEED_1000 0x8000 40 #define JMPHY_SSR_SPEED_100 0x4000 41 #define JMPHY_SSR_SPEED_10 0x0000 42 #define JMPHY_SSR_SPEED_MASK 0xC000 43 #define JMPHY_SSR_DUPLEX 0x2000 44 #define JMPHY_SSR_SPD_DPLX_RESOLVED 0x0800 45 #define JMPHY_SSR_LINK_UP 0x0400 46 #define JMPHY_SSR_MDI_XOVER 0x0040 47 #define JMPHY_SSR_INV_POLARITY 0x0002 [all …]
|
/freebsd/sys/contrib/device-tree/src/arm/nxp/imx/ |
H A D | imx6ulz-bsh-smm-m2.dts | 27 pinctrl-0 = <&pinctrl_gpmi_nand>; 38 pinctrl-0 = <&pinctrl_uart3>; 53 pinctrl-0 = <&pinctrl_uart4>; 71 #size-cells = <0>; 73 pinctrl-0 = <&pinctrl_wlan>; 99 MX6UL_PAD_NAND_CLE__RAWNAND_CLE 0xb0b1 100 MX6UL_PAD_NAND_ALE__RAWNAND_ALE 0xb0b1 101 MX6UL_PAD_NAND_WP_B__RAWNAND_WP_B 0xb0b1 102 MX6UL_PAD_NAND_READY_B__RAWNAND_READY_B 0xb000 103 MX6UL_PAD_NAND_CE0_B__RAWNAND_CE0_B 0xb0b1 [all …]
|
H A D | imx6q-arm2.dts | 17 reg = <0x10000000 0x80000000>; 33 gpio = <&gpio3 22 0>; 42 gpios = <&gpio3 25 0>; 50 pinctrl-0 = <&pinctrl_gpmi_nand>; 56 pinctrl-0 = <&pinctrl_hog>; 61 MX6QDL_PAD_EIM_D25__GPIO3_IO25 0x80000000 67 MX6QDL_PAD_KEY_COL1__ENET_MDIO 0x1b0b0 68 MX6QDL_PAD_KEY_COL2__ENET_MDC 0x1b0b0 69 MX6QDL_PAD_RGMII_TXC__RGMII_TXC 0x1b03 [all...] |
H A D | imx6qdl-phytec-phycore-som.dtsi | 22 reg = <0x10000000 0x8000000>; 28 pinctrl-0 = <&pinctrl_gpioleds_som>; 40 pinctrl-0 = <&pinctrl_ecspi1>; 44 m25p80: flash@0 { 47 reg = <0>; 54 pinctrl-0 = <&pinctrl_enet>; 63 #size-cells = <0>; 75 pinctrl-0 = <&pinctrl_gpmi_nand>; 82 pinctrl-0 [all...] |
/freebsd/sys/contrib/device-tree/src/arm/arm/ |
H A D | versatile-pb.dts | 11 clear-mask = <0xffffffff>; 16 valid-mask = <0x7fe003ff>; 21 reg = <0x101e6000 0x1000>; 33 reg = <0x101e7000 0x1000>; 46 reg = <0x10001000 0x1000 47 0x41000000 0x10000 48 0x42000000 0x100000>; 49 bus-range = <0 0xff>; 54 ranges = <0x01000000 0 0x00000000 0x43000000 0 0x00010000 /* downstream I/O */ 55 0x02000000 0 0x50000000 0x50000000 0 0x10000000 /* non-prefetchable memory */ [all …]
|
/freebsd/sys/contrib/xen/hvm/ |
H A D | ioreq.h | 28 #define IOREQ_WRITE 0 30 #define STATE_IOREQ_NONE 0 35 #define IOREQ_TYPE_PIO 0 /* pio */ 49 * 63....48|47..40|39..35|34..32|31........0 62 uint8_t dir:1; /* 1=read, 0=write */ 77 uint8_t dir:1; /* 1=read, 0=write */ 78 uint8_t size:2; /* 0=>1, 1=>2, 2=>4, 3=>8. If 8, use two buf_ioreqs */ 107 * Version 0 (default): Traditional (obsolete) Xen locations. 112 #define ACPI_PM1A_EVT_BLK_ADDRESS_V0 0x1f40 113 #define ACPI_PM1A_CNT_BLK_ADDRESS_V0 (ACPI_PM1A_EVT_BLK_ADDRESS_V0 + 0x04) [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/display/mediatek/ |
H A D | mediatek,ethdr.yaml | 55 - description: video frontend 0 clock 57 - description: graphic frontend 0 clock 61 - description: video frontend 0 async clock 63 - description: graphic frontend 0 async clock 89 - description: video frontend 0 async reset 91 - description: graphic frontend 0 async reset 140 reg = <0 0x1c114000 0 0x100 [all...] |
/freebsd/sys/contrib/device-tree/Bindings/net/ |
H A D | marvell-pp2.txt | 50 "hifX", with X in [0..8], and "link". The names "tx-cpu0", 60 reg = <0xf0000 0xa000>, 61 <0xc0000 0x3060>, 62 <0xc4000 0x100>, 63 <0xc5000 0x100>; 69 port-id = <0>; 84 cpm_ethernet: ethernet@0 { 86 reg = <0x0 0x100000>, <0x129000 0xb000>, <0x220000 0x800>; 104 port-id = <0>; 105 gop-port-id = <0>;
|
/freebsd/sys/contrib/device-tree/Bindings/clock/ |
H A D | samsung,exynos7-clock.yaml | 254 #clock-cells = <0>; 260 reg = <0x105e0000 0xb000>;
|
/freebsd/sys/contrib/device-tree/src/arm/broadcom/ |
H A D | bcm53573.dtsi | 26 #size-cells = <0>; 28 cpu@0 { 31 reg = <0x0>; 37 ranges = <0x00000000 0x18310000 0x00008000>; 44 #address-cells = <0>; 46 reg = <0x1000 0x1000>, 47 <0x200 [all...] |