Home
last modified time | relevance | path

Searched +full:0 +full:x83000000 (Results 1 – 13 of 13) sorted by relevance

/linux/arch/arm64/boot/dts/broadcom/stingray/
H A Dstingray-pcie.dtsi8 reg = <0 0x60400000 0 0x1000>;
11 bus-range = <0x0 0x1>;
16 ranges = <0x83000000 0 0x10000000 0 0x10000000 0 0x20000000>;
20 msi-map = <0x100 &gic_its 0x2000 0x1>, /* PF0 */
21 <0x108 &gic_its 0x2040 0x8>, /* PF0-VF0-7 */
22 <0x101 &gic_its 0x2080 0x1>, /* PF1 */
23 <0x110 &gic_its 0x20c8 0x8>, /* PF1-VF8-15 */
24 <0x102 &gic_its 0x2100 0x1>, /* PF2 */
25 <0x118 &gic_its 0x2150 0x8>, /* PF2-VF16-23 */
26 <0x103 &gic_its 0x2180 0x1>, /* PF3 */
[all …]
/linux/arch/arm64/boot/dts/broadcom/northstar2/
H A Dns2.dtsi33 /memreserve/ 0x81000000 0x00200000;
46 #size-cells = <0>;
48 A57_0: cpu@0 {
51 reg = <0 0>;
59 reg = <0 1>;
67 reg = <0 2>;
75 reg = <0 3>;
80 CLUSTER0_L2: l2-cache@0 {
94 interrupts = <GIC_PPI 13 (GIC_CPU_MASK_RAW(0xff) |
96 <GIC_PPI 14 (GIC_CPU_MASK_RAW(0xff) |
[all …]
/linux/Documentation/devicetree/bindings/pci/
H A Drockchip-dw-pcie.yaml48 const: 0
137 reg = <0x3 0xc0800000 0x0 0x390000>,
138 <0x0 0xfe280000 0x0 0x10000>,
139 <0x3 0x80000000 0x0 0x100000>;
141 bus-range = <0x20 0x2f>;
157 msi-map = <0x2000 &its 0x2000 0x1000>;
162 ranges = <0x81000000 0x0 0x80800000 0x3 0x80800000 0x0 0x100000>,
163 <0x83000000 0x0 0x80900000 0x3 0x80900000 0x0 0x3f700000>;
171 #address-cells = <0>;
H A Dapple,pcie.yaml133 reg = <0x6 0x90000000 0x0 0x1000000>,
134 <0x6 0x80000000 0x0 0x100000>,
135 <0x6 0x81000000 0x0 0x4000>,
136 <0x6 0x82000000 0x0 0x4000>,
137 <0x6 0x83000000 0x0 0x4000>;
149 iommu-map = <0x100 &dart0 1 1>,
150 <0x200 &dart1 1 1>,
151 <0x300 &dart2 1 1>;
152 iommu-map-mask = <0xff00>;
154 bus-range = <0 3>;
[all …]
H A Dmediatek-pcie.txt32 where N starting from 0 to one less than the number of root ports.
80 reg = <0 0x1a000000 0 0x1000>;
88 reg = <0 0x1a140000 0 0x1000>, /* PCIe shared registers */
89 <0 0x1a142000 0 0x1000>, /* Port0 registers */
90 <0 0x1a143000 0 0x1000>, /* Port1 registers */
91 <0 0x1a144000 0 0x1000>; /* Port2 registers */
96 interrupt-map-mask = <0xf800 0 0 0>;
97 interrupt-map = <0x0000 0 0 0 &sysirq GIC_SPI 193 IRQ_TYPE_LEVEL_LOW>,
98 <0x0800 0 0 0 &sysirq GIC_SPI 194 IRQ_TYPE_LEVEL_LOW>,
99 <0x1000 0 0 0 &sysirq GIC_SPI 195 IRQ_TYPE_LEVEL_LOW>;
[all …]
/linux/arch/arm64/boot/dts/qcom/
H A Dmsm8956-sony-xperia-loire.dtsi16 qcom,msm-id = <266 0x10001>; /* MSM8956 v1.1 */
17 qcom,board-id = <8 0>;
32 reg = <0x0 0x83000000 0x0 0x2800000>;
37 reg = <0 0x57f00000 0 0x100000>;
38 record-size = <0x20000>;
39 console-size = <0x40000>;
40 ftrace-size = <0x20000>;
41 pmsg-size = <0x20000>;
111 /* Cluster 0 supply */
274 gpio-reserved-ranges = <0 4>;
/linux/drivers/net/ethernet/amd/
H A Dlance.c67 static unsigned int lance_portlist[] __initdata = { 0x300, 0x320, 0x340, 0x360, 0};
77 .id_offset14 = 0x57,
78 .id_offset15 = 0x57,
81 .id_offset14 = 0x52,
82 .id_offset15 = 0x44,
85 .id_offset14 = 0x52,
86 .id_offset15 = 0x49,
118 {0x300, 0x320, 0x340, 0x360}.
205 #define LANCE_DATA 0x10
206 #define LANCE_ADDR 0x12
[all …]
/linux/drivers/net/wireless/realtek/rtw88/
H A Drtw8822b_table.c10 0x029, 0x000000F9,
11 0x420, 0x00000080,
12 0x421, 0x0000001F,
13 0x428, 0x0000000A,
14 0x429, 0x00000010,
15 0x430, 0x00000000,
16 0x431, 0x00000000,
17 0x432, 0x00000000,
18 0x433, 0x00000001,
19 0x434, 0x00000004,
[all …]
H A Drtw8822c_table.c16 0x83000000, 0x00000000, 0x40000000, 0x00000000,
17 0x1D90, 0x300001FF,
18 0x1D90, 0x300101FE,
19 0x1D90, 0x300201FD,
20 0x1D90, 0x300301FC,
21 0x1D90, 0x300401FB,
22 0x1D90, 0x300501FA,
23 0x1D90, 0x300601F9,
24 0x1D90, 0x300701F8,
25 0x1D90, 0x300801F7,
[all …]
/linux/drivers/video/fbdev/
H A Dacornfb.c64 .hfmin = 0,
66 .vfmin = 0,
120 memset(&vidc, 0, sizeof(vidc)); in acornfb_set_timing()
162 vidc_writel(0xd0000000 | vidc.pll_ctl); in acornfb_set_timing()
163 vidc_writel(0x80000000 | vidc.h_cycle); in acornfb_set_timing()
164 vidc_writel(0x81000000 | vidc.h_sync_width); in acornfb_set_timing()
165 vidc_writel(0x82000000 | vidc.h_border_start); in acornfb_set_timing()
166 vidc_writel(0x83000000 | vidc.h_display_start); in acornfb_set_timing()
167 vidc_writel(0x84000000 | vidc.h_display_end); in acornfb_set_timing()
168 vidc_writel(0x85000000 | vidc.h_border_end); in acornfb_set_timing()
[all …]
/linux/drivers/net/wireless/realtek/rtl8xxxu/
H A Dregs.h8 /* 0x0000 ~ 0x00FF System Configuration */
9 #define REG_SYS_ISO_CTRL 0x0000
10 #define SYS_ISO_MD2PP BIT(0)
16 #define REG_SYS_FUNC 0x0002
17 #define SYS_FUNC_BBRSTB BIT(0)
34 #define REG_APS_FSMCO 0x0004
46 #define REG_SYS_CLKR 0x0008
47 #define SYS_CLK_ANAD16V_ENABLE BIT(0)
59 #define REG_9346CR 0x000a
63 #define REG_EE_VPD 0x000c
[all …]
/linux/tools/perf/trace/beauty/include/uapi/sound/
H A Dasound.h29 #define SNDRV_PROTOCOL_MAJOR(version) (((version)>>16)&0xffff)
30 #define SNDRV_PROTOCOL_MINOR(version) (((version)>>8)&0xff)
31 #define SNDRV_PROTOCOL_MICRO(version) ((version)&0xff)
72 #define SNDRV_HWDEP_VERSION SNDRV_PROTOCOL_VERSION(1, 0, 1)
75 SNDRV_HWDEP_IFACE_OPL2 = 0,
134 #define SNDRV_HWDEP_IOCTL_PVERSION _IOR ('H', 0x00, int)
135 #define SNDRV_HWDEP_IOCTL_INFO _IOR ('H', 0x01, struct snd_hwdep_info)
136 #define SNDRV_HWDEP_IOCTL_DSP_STATUS _IOR('H', 0x02, struct snd_hwdep_dsp_status)
137 #define SNDRV_HWDEP_IOCTL_DSP_LOAD _IOW('H', 0x03, struct snd_hwdep_dsp_image)
145 #define SNDRV_PCM_VERSION SNDRV_PROTOCOL_VERSION(2, 0, 18)
[all …]
/linux/tools/include/uapi/sound/
H A Dasound.h