Home
last modified time | relevance | path

Searched +full:0 +full:x80840000 (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_10_1_0_default.h26 #define mmSDMA0_DEC_START_DEFAULT 0x00000000
27 #define mmSDMA0_PG_CNTL_DEFAULT 0x00000000
28 #define mmSDMA0_PG_CTX_LO_DEFAULT 0x00000000
29 #define mmSDMA0_PG_CTX_HI_DEFAULT 0x00000000
30 #define mmSDMA0_PG_CTX_CNTL_DEFAULT 0x00000000
31 #define mmSDMA0_POWER_CNTL_DEFAULT 0x40000050
32 #define mmSDMA0_CLK_CTRL_DEFAULT 0x00000100
33 #define mmSDMA0_CNTL_DEFAULT 0x000000c2
34 #define mmSDMA0_CHICKEN_BITS_DEFAULT 0x01af0107
35 #define mmSDMA0_GB_ADDR_CONFIG_DEFAULT 0x00000044
[all …]
H A Dgc_10_3_0_default.h27 #define mmSDMA0_DEC_START_DEFAULT 0x00000000
28 #define mmSDMA0_GLOBAL_TIMESTAMP_LO_DEFAULT 0x00000000
29 #define mmSDMA0_GLOBAL_TIMESTAMP_HI_DEFAULT 0x00000000
30 #define mmSDMA0_PG_CNTL_DEFAULT 0x00000000
31 #define mmSDMA0_PG_CTX_LO_DEFAULT 0x00000000
32 #define mmSDMA0_PG_CTX_HI_DEFAULT 0x00000000
33 #define mmSDMA0_PG_CTX_CNTL_DEFAULT 0x00000000
34 #define mmSDMA0_POWER_CNTL_DEFAULT 0x40000050
35 #define mmSDMA0_CLK_CTRL_DEFAULT 0x00000100
36 #define mmSDMA0_CNTL_DEFAULT 0x000000c2
[all …]
/linux/Documentation/devicetree/bindings/gpio/
H A Dgpio-ep9301.yaml70 reg = <0x80840000 0x04>,
71 <0x80840010 0x04>,
72 <0x80840090 0x1c>;
84 reg = <0x80840004 0x04>,
85 <0x80840014 0x04>,
86 <0x808400ac 0x1c>;
98 reg = <0x80840008 0x04>,
99 <0x80840018 0x04>;
107 reg = <0x8084000c 0x04>,
108 <0x8084001c 0x04>;
[all …]
/linux/arch/arm/boot/dts/cirrus/
H A Dep93xx.dtsi18 reg = <0x80930000 0x1000>;
101 reg = <0x80900000 0x28>;
110 * windows in the 256MB space from 0x50000000 to 0x5fffffff.
116 reg = <0x80080000 0x20>;
125 reg = <0x80000000 0x0040>,
126 <0x80000040 0x0040>,
127 <0x80000080 0x0040>,
128 <0x800000c0 0x0040>,
129 <0x80000240 0x0040>,
130 <0x80000200 0x0040>,
[all …]
/linux/arch/arm64/boot/dts/qcom/
H A Dsc7180-acer-aspire1.dts35 reg = <0x0 0x80840000 0 0x2000>;
40 reg = <0x0 0x85b00000 0 0x500000>;
45 reg = <0x0 0x86000000 0x0 0x2000000>;
50 reg = <0x0 0x8e400000 0x0 0x2800000>;
55 reg = <0x0 0x93900000 0x0 0x200000>;
64 pinctrl-0 = <&amp_sd_mode_default>;
67 #sound-dai-cells = <0>;
75 pinctrl-0 = <&soc_bkoff_default>;
88 pinctrl-0 = <&reg_edp_1p2_en_default>;
103 pinctrl-0 = <&reg_edp_1p8_en_default>;
[all …]