Home
last modified time | relevance | path

Searched +full:0 +full:x70008000 (Results 1 – 7 of 7) sorted by relevance

/freebsd/sys/contrib/device-tree/Bindings/mtd/
H A Dnvidia-tegra20-nand.txt47 reg = <0x70008000 0x100>;
54 nand@0 {
55 reg = <0>;
62 wp-gpios = <&gpio TEGRA_GPIO(S, 0) GPIO_ACTIVE_LOW>;
/freebsd/sys/contrib/device-tree/Bindings/mmc/
H A Dfsl-imx-esdhc.txt56 reg = <0x70004000 0x4000>;
63 reg = <0x70008000 0x4000>;
65 cd-gpios = <&gpio1 6 0>; /* GPIO1_6 */
66 wp-gpios = <&gpio1 5 0>; /* GPIO1_5 */
H A Dfsl-imx-esdhc.yaml117 default: 0
136 default: 0
146 default: 0
156 default: 0
204 reg = <0x70004000 0x4000>;
211 reg = <0x70008000 0x4000>;
213 cd-gpios = <&gpio1 6 0>; /* GPIO1_6 */
214 wp-gpios = <&gpio1 5 0>; /* GPIO1_5 */
/freebsd/sys/dts/arm/
H A Dimx51x.dtsi42 #size-cells = <0>;
44 cpu@0 {
47 reg = <0x0>;
50 d-cache-size = <0x8000>;
51 i-cache-size = <0x8000>;
53 timebase-frequency = <0>;
54 bus-frequency = <0>;
55 clock-frequency = <0>;
71 reg = <0xe0000000 0x00004000>;
84 * E0000000 E0003FFF 0x4000 TZIC
[all …]
/freebsd/sys/contrib/device-tree/src/arm/nxp/imx/
H A Dimx51.dtsi46 reg = <0xe0000000 0x4000>;
52 #clock-cells = <0>;
58 #clock-cells = <0>;
59 clock-frequency = <0>;
64 #clock-cells = <0>;
65 clock-frequency = <0>;
70 #clock-cells = <0>;
77 #size-cells = <0>;
78 cpu: cpu@0 {
81 reg = <0>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm/nvidia/
H A Dtegra20.dtsi17 memory@0 {
19 reg = <0 0>;
24 reg = <0x40000000 0x40000>;
27 ranges = <0 0x40000000 0x40000>;
30 reg = <0x400 0x3fc0
[all...]
/freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/
H A DLoongArchLSXInstrInfo.td3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
13 def SDT_LoongArchVreplve : SDTypeProfile<1, 2, [SDTCisInt<0>, SDTCisVec<0>,
15 SDTCisSameAs<0, 1>, SDTCisInt<2>]>;
16 def SDT_LoongArchVecCond : SDTypeProfile<1, 1, [SDTCisInt<0>, SDTCisVec<1>]>;
18 def SDT_LoongArchVShuf : SDTypeProfile<1, 3, [SDTCisVec<0>,
20 SDTCisSameAs<0, 2>,
22 def SDT_LoongArchV2R : SDTypeProfile<1, 2, [SDTCisVec<0>,
23 SDTCisSameAs<0, 1>, SDTCisSameAs<1, 2>]>;
24 def SDT_loongArchV1RUimm: SDTypeProfile<1, 2, [SDTCisVec<0>,
25 SDTCisSameAs<0,1>, SDTCisVT<2, i64>]>;
[all …]