Home
last modified time | relevance | path

Searched +full:0 +full:x70000868 (Results 1 – 13 of 13) sorted by relevance

/freebsd/sys/contrib/device-tree/Bindings/pinctrl/
H A Dnvidia,tegra20-pinmux.yaml96 reg = <0x70000014 0x10>, /* Tri-state registers */
97 <0x70000080 0x20>, /* Mux registers */
98 <0x700000a0 0x14>, /* Pull-up/down registers */
99 <0x70000868 0xa8>; /* Pad control registers */
105 nvidia,pull = <0>;
[all...]
H A Dnvidia,tegra114-pinmux.yaml127 reg = <0x70000868 0x148>, /* Pad control registers */
128 <0x70003000 0x40c>; /* PinMux registers */
134 nvidia,pull = <0>;
135 nvidia,tristate = <0>;
149 nvidia,tristate = <0>;
H A Dnvidia,tegra114-pinmux.txt16 - nvidia,enable-input: Integer. Enable the pin's input path. 0: no, 1: yes.
17 - nvidia,open-drain: Integer. Enable open drain mode. 0: no, 1: yes.
19 until reset. 0: no, 1: yes.
20 - nvidia,io-reset: Integer. Reset the IO path. 0: no, 1: yes.
21 - nvidia,rcv-sel: Integer. Select VIL/VIH receivers. 0: normal, 1: high.
22 - nvidia,drive-type: Integer. Valid range 0...3.
98 reg = <0x70000868 0x148 /* Pad control registers */
99 0x70003000 0x40c>; /* PinMux registers */
109 nvidia,pull = <0>;
110 nvidia,tristate = <0>;
[all …]
H A Dnvidia,tegra124-pinmux.txt118 reg = <0x0 0x70000868 0x0 0x164>, /* Pad control registers */
119 <0x0 0x70003000 0x0 0x434>, /* Mux registers */
120 <0x0 0x70000820 0x0 0x8>; /* MIPI pad control */
152 pinctrl-0 = <&sdmmc4_default>;
H A Dnvidia,tegra30-pinmux.txt14 - nvidia,enable-input: Integer. Enable the pin's input path. 0: no, 1: yes.
15 - nvidia,open-drain: Integer. Enable open drain mode. 0: no, 1: yes.
17 until reset. 0: no, 1: yes.
18 - nvidia,io-reset: Integer. Reset the IO path. 0: no, 1: yes.
110 reg = < 0x70000868 0xd0 /* Pad control registers */
111 0x70003000 0x3e0 >; /* Mux registers */
122 nvidia,pull = <0>;
123 nvidia,tristate = <0>;
136 nvidia,tristate = <0>;
143 pinctrl-0 = <&sdmmc4_default>;
H A Dnvidia,tegra30-pinmux.yaml147 reg = <0x70000868 0x0d0>, /* Pad control registers */
148 <0x70003000 0x3e0>; /* Mux registers */
155 nvidia,pull = <0>;
156 nvidia,tristate = <0>;
170 nvidia,tristate = <0>;
H A Dnvidia,tegra124-pinmux.yaml147 reg = <0x70000868 0x164>, /* Pad control registers */
148 <0x70003000 0x434>, /* Mux registers */
149 <0x70000820 0x8>; /* MIPI pad control */
H A Dnvidia,tegra20-pinmux.txt28 and off/on are represented as integer values 0 and 1.
39 0: none, 1: down, 2: up.
41 0: drive, 1: tristate.
43 0: no, 1: yes.
45 0: no, 1: yes.
46 - nvidia,low-power-mode: Integer. Valid values 0-3. 0 is least power, 3 is
49 - nvidia,pull-down-strength: Integer. Controls drive strength. 0 is weakest.
52 - nvidia,pull-up-strength: Integer. Controls drive strength. 0 is weakest.
55 - nvidia,slew-rate-rising: Integer. Controls rising signal slew rate. 0 is
58 - nvidia,slew-rate-falling: Integer. Controls falling signal slew rate. 0 is
[all …]
/freebsd/sys/contrib/device-tree/src/arm/nvidia/
H A Dtegra114.dtsi17 reg = <0x80000000 0x0>;
22 reg = <0x40000000 0x40000>;
25 ranges = <0 0x40000000 0x40000>;
28 reg = <0x400 0x3fc00>;
35 reg = <0x5000000
[all...]
H A Dtegra20.dtsi17 memory@0 {
19 reg = <0 0>;
24 reg = <0x40000000 0x40000>;
27 ranges = <0 0x40000000 0x40000>;
30 reg = <0x400 0x3fc0
[all...]
H A Dtegra124.dtsi21 reg = <0x0 0x80000000 0x0 0x0>;
27 reg = <0x0 0x01003000 0x0 0x00000800>, /* PADS registers */
28 <0x0 0x0100380
[all...]
H A Dtegra30.dtsi20 reg = <0x80000000 0x0>;
26 reg = <0x00003000 0x00000800>, /* PADS registers */
27 <0x00003800 0x00000200>, /* AFI registers */
28 <0x10000000 0x10000000>; /* configuration space */
35 interrupt-map-mask = <0 0
[all...]
/freebsd/sys/contrib/device-tree/src/arm64/nvidia/
H A Dtegra132.dtsi22 reg = <0x0 0x01003000 0x0 0x00000800>, /* PADS registers */
23 <0x0 0x01003800 0x0 0x00000800>, /* AFI registers */
24 <0x0 0x02000000 0x0 0x10000000>; /* configuration space */
31 interrupt-map-mask = <0 0 0 0>;
32 interrupt-map = <0 0 0 0 &gic GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>;
34 bus-range = <0x00 0xff>;
38 ranges = <0x02000000 0 0x01000000 0x0 0x01000000 0 0x00001000>, /* port 0 configuration space */
39 <0x02000000 0 0x01001000 0x0 0x01001000 0 0x00001000>, /* port 1 configuration space */
40 <0x01000000 0 0x0 0x0 0x12000000 0 0x00010000>, /* downstream I/O (64 KiB) */
41 <0x02000000 0 0x13000000 0x0 0x13000000 0 0x0d000000>, /* non-prefetchable memory (208 MiB) */
[all …]