Searched +full:0 +full:x6a0000 (Results 1 – 10 of 10) sorted by relevance
/freebsd/sys/contrib/device-tree/Bindings/dma/ |
H A D | marvell,xor-v2.yaml | 56 reg = <0x6a0000 0x1000>, <0x6b0000 0x1000>; 57 clocks = <&ap_clk 0>, <&ap_clk 1>;
|
/freebsd/sys/dev/vnic/ |
H A D | nic_reg.h | 35 #define NIC_PF_CFG (0x0000) 36 #define NIC_PF_STATUS (0x0010) 37 #define NIC_PF_INTR_TIMER_CFG (0x0030) 38 #define NIC_PF_BIST_STATUS (0x0040) 39 #define NIC_PF_SOFT_RESET (0x0050) 40 #define NIC_PF_TCP_TIMER (0x0060) 41 #define NIC_PF_BP_CFG (0x0080) 42 #define NIC_PF_RRM_CFG (0x0088) 43 #define NIC_PF_CQM_CF (0x00A0) 44 #define NIC_PF_CNM_CF (0x00A8) [all …]
|
/freebsd/sys/contrib/device-tree/src/arm/ti/omap/ |
H A D | omap3-cm-t3x.dtsi | 10 reg = <0x80000000 0x10000000>; /* 256 MB */ 16 pinctrl-0 = <&green_led_pins>; 46 #phy-cells = <0>; 53 #phy-cells = <0>; 79 OMAP3_CORE1_IOPAD(0x219e, PIN_INPUT | MUX_MODE0) /* uart3_rx_irrx.uart3_rx_irrx */ 80 OMAP3_CORE1_IOPAD(0x21a0, PIN_OUTPUT | MUX_MODE0) /* uart3_tx_irtx.uart3_tx_irtx */ 86 OMAP3_CORE1_IOPAD(0x2144, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_clk.sdmmc1_clk */ 87 OMAP3_CORE1_IOPAD(0x2146, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_cmd.sdmmc1_cmd */ 88 OMAP3_CORE1_IOPAD(0x2148, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_dat0.sdmmc1_dat0 */ 89 OMAP3_CORE1_IOPAD(0x214a, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_dat1.sdmmc1_dat1 */ [all …]
|
/freebsd/sys/contrib/device-tree/src/arm64/ti/ |
H A D | k3-j721e-som-p0.dtsi | 17 reg = <0x00000000 0x80000000 0x00000000 0x80000000>, 18 <0x00000008 0x80000000 0x00000000 0x80000000>; 27 reg = <0x00 0x9e800000 0x00 0x01800000>; 28 alignment = <0x1000>; 34 reg = <0x00 0xa0000000 0x00 0x100000>; 40 reg = <0x00 0xa0100000 0x00 0xf00000>; 46 reg = <0x00 0xa1000000 0x00 0x100000>; 52 reg = <0x00 0xa1100000 0x00 0xf00000>; 58 reg = <0x00 0xa2000000 0x00 0x100000>; 64 reg = <0x00 0xa2100000 0x00 0xf00000>; [all …]
|
H A D | k3-am654-base-board.dts | 38 reg = <0x00000000 0x80000000 0x00000000 0x80000000>, 39 <0x00000008 0x80000000 0x00000000 0x80000000>; 48 reg = <0 0x9e800000 0 0x01800000>; /* for OP-TEE */ 49 alignment = <0x1000>; 55 reg = <0 0xa0000000 0 0x100000>; 61 reg = <0 0xa0100000 0 0xf00000>; 67 reg = <0 0xa1000000 0 0x100000>; 73 reg = <0 0xa1100000 0 0xf00000>; 78 reg = <0x00 0xa2000000 0x00 0x00100000>; 79 alignment = <0x1000>; [all …]
|
H A D | k3-am65-iot2050-common.dtsi | 45 reg = <0 0x9e800000 0 0x01800000>; /* for OP-TEE */ 46 alignment = <0x1000>; 52 reg = <0 0xa0000000 0 0x100000>; 58 reg = <0 0xa0100000 0 0xf00000>; 64 reg = <0 0xa1000000 0 0x100000>; 70 reg = <0 0xa1100000 0 0xf00000>; 75 reg = <0x00 0xa2000000 0x00 0x00200000>; 76 alignment = <0x1000>; 82 reg = <0x00 0xa2200000 0x00 0x1000>; 90 pinctrl-0 = <&leds_pins_default>; [all …]
|
H A D | k3-j721e-common-proc-board.dts | 40 pinctrl-0 = <&sw10_button_pins_default>, <&sw11_button_pins_default>; 45 gpios = <&main_gpio0 0 GPIO_ACTIVE_LOW>; 101 pinctrl-0 = <&vdd_sd_dv_alt_pins_default>; 108 states = <1800000 0x0>, 109 <3300000 0x1>; 112 sound0: sound-0 { 131 #phy-cells = <0>; 134 pinctrl-0 = <&mcu_mcan0_gpio_pins_default>; 136 enable-gpios = <&wkup_gpio0 0 GPIO_ACTIVE_HIGH>; 141 #phy-cells = <0>; [all …]
|
/freebsd/sys/contrib/device-tree/src/arm64/marvell/ |
H A D | armada-cp11x.dtsi | 29 polling-delay-passive = <0>; /* Interrupt driven */ 30 polling-delay = <0>; /* Interrupt driven */ 32 thermal-sensors = <&CP11X_LABEL(thermal) 0>; 58 ranges = <0x0 0x0 ADDRESSIFY(CP11X_BASE) 0x2000000>; 60 CP11X_LABEL(ethernet): ethernet@0 { 62 #size-cells = <0>; 64 reg = <0x0 0x100000>, <0x129000 0xb000>, <0x220000 0x800>; 74 CP11X_LABEL(eth0): ethernet-port@0 { 88 reg = <0>; 89 port-id = <0>; /* For backward compatibility. */ [all …]
|
/freebsd/sys/dev/pms/RefTisa/sallsdk/spc/ |
H A D | sahwreg.h | 34 /* Message Unit Registers - BAR0(0x10), BAR0(win) */ 38 #define MSGU_IBDB_SET 0x20 39 #define MSGU_HOST_INT_STATUS 0x30 40 #define MSGU_HOST_INT_MASK 0x34 41 #define MSGU_IOPIB_INT_STATUS 0x40 42 #define MSGU_IOPIB_INT_MASK 0x44 43 #define MSGU_IBDB_CLEAR 0x70 44 #define MSGU_MSGU_CONTROL 0x74 45 #define MSGU_ODR 0x9C 46 #define MSGU_ODCR 0xA0 [all …]
|
/freebsd/sys/dev/qlnx/qlnxe/ |
H A D | ecore_hsi_debug_tools.h | 37 GRCBASE_GRC = 0x50000, 38 GRCBASE_MISCS = 0x9000, 39 GRCBASE_MISC = 0x8000, 40 GRCBASE_DBU = 0xa000, 41 GRCBASE_PGLUE_B = 0x2a8000, 42 GRCBASE_CNIG = 0x218000, 43 GRCBASE_CPMU = 0x30000, 44 GRCBASE_NCSI = 0x40000, 45 GRCBASE_OPTE = 0x53000, 46 GRCBASE_BMB = 0x540000, [all …]
|