Searched +full:0 +full:x4a8000 (Results 1 – 5 of 5) sorted by relevance
/linux/Documentation/devicetree/bindings/thermal/ |
H A D | qcom-tsens.yaml | 134 - pattern: '^s[0-9]+_p1$' 135 - pattern: '^s[0-9]+_p2$' 136 - pattern: '^s[0-9]+_p1$' 137 - pattern: '^s[0-9]+_p2$' 138 - pattern: '^s[0-9]+_p1$' 139 - pattern: '^s[0-9]+_p2$' 140 - pattern: '^s[0-9]+_p1$' 141 - pattern: '^s[0-9]+_p2$' 142 - pattern: '^s[0-9]+_p1$' 143 - pattern: '^s[0-9]+_p2$' [all …]
|
/linux/arch/arm64/boot/dts/qcom/ |
H A D | ipq8074.dtsi | 21 #clock-cells = <0>; 27 #clock-cells = <0>; 33 #size-cells = <0>; 35 cpu0: cpu@0 { 38 reg = <0x0>; 47 reg = <0x1>; 55 reg = <0x2>; 63 reg = <0x3>; 90 reg = <0x0 0x4a600000 0x0 0x400000>; 95 reg = <0x0 0x4aa00000 0x0 0x100000>; [all …]
|
/linux/drivers/net/wireless/mediatek/mt76/mt7915/ |
H A D | mmio.c | 21 [INT_SOURCE_CSR] = 0xd7010, 22 [INT_MASK_CSR] = 0xd7014, 23 [INT1_SOURCE_CSR] = 0xd7088, 24 [INT1_MASK_CSR] = 0xd708c, 25 [INT_MCU_CMD_SOURCE] = 0xd51f0, 26 [INT_MCU_CMD_EVENT] = 0x3108, 27 [WFDMA0_ADDR] = 0xd4000, 28 [WFDMA0_PCIE1_ADDR] = 0xd8000, 29 [WFDMA_EXT_CSR_ADDR] = 0xd7000, 30 [CBTOP1_PHY_END] = 0x77ffffff, [all …]
|
/linux/drivers/mfd/ |
H A D | wm5110-tables.c | 22 { 0x80, 0x3 }, 23 { 0x44, 0x20 }, 24 { 0x45, 0x40 }, 25 { 0x46, 0x60 }, 26 { 0x47, 0x80 }, 27 { 0x48, 0xa0 }, 28 { 0x51, 0x13 }, 29 { 0x52, 0x33 }, 30 { 0x53, 0x53 }, 31 { 0x54, 0x73 }, [all …]
|
/linux/sound/soc/codecs/ |
H A D | wm5110.c | 49 { .type = WMFW_ADSP2_PM, .base = 0x100000 }, 50 { .type = WMFW_ADSP2_ZM, .base = 0x180000 }, 51 { .type = WMFW_ADSP2_XM, .base = 0x190000 }, 52 { .type = WMFW_ADSP2_YM, .base = 0x1a8000 }, 56 { .type = WMFW_ADSP2_PM, .base = 0x200000 }, 57 { .type = WMFW_ADSP2_ZM, .base = 0x280000 }, 58 { .type = WMFW_ADSP2_XM, .base = 0x290000 }, 59 { .type = WMFW_ADSP2_YM, .base = 0x2a8000 }, 63 { .type = WMFW_ADSP2_PM, .base = 0x300000 }, 64 { .type = WMFW_ADSP2_ZM, .base = 0x380000 }, [all …]
|