/freebsd/sys/contrib/device-tree/Bindings/pci/ |
H A D | qcom,pcie-sa8775p.yaml | 91 reg = <0x0 0x01c00000 0x0 0x3000>, 92 <0x0 0x40000000 0x0 0xf20>, 93 <0x0 0x40000f20 0x0 0xa8>, 94 <0x0 0x40001000 0x0 0x4000>, 95 <0x0 0x40100000 0x0 0x100000>, 96 <0x0 0x01c03000 0x0 0x1000>; 98 ranges = <0x01000000 0x0 0x00000000 0x0 0x40200000 0x0 0x100000>, 99 <0x02000000 0x0 0x40300000 0x0 0x40300000 0x0 0x1fd00000>; 101 bus-range = <0x00 0xff>; 103 linux,pci-domain = <0>; [all …]
|
H A D | qcom,pcie-sc7280.yaml | 95 reg = <0 0x01c08000 0 0x3000>, 96 <0 0x40000000 0 0xf1d>, 97 <0 0x40000f20 0 0xa8>, 98 <0 0x40001000 0 0x1000>, 99 <0 0x40100000 0 0x100000>; 101 ranges = <0x01000000 0x0 0x00000000 0x0 0x40200000 0x0 0x100000>, 102 <0x02000000 0x0 0x40300000 0x0 0x40300000 0x0 0x1fd00000>; 104 bus-range = <0x00 0xff>; 156 interrupt-map-mask = <0 0 0 0x7>; 157 interrupt-map = <0 0 0 1 &intc 0 0 0 434 IRQ_TYPE_LEVEL_HIGH>, [all …]
|
H A D | rockchip-dw-pcie-ep.yaml | 63 reg = <0xa 0x40000000 0x0 0x00100000>, 64 <0xa 0x40100000 0x0 0x00100000>, 65 <0x0 0xfe150000 0x0 0x00010000>, 66 <0x9 0x00000000 0x0 0x40000000>, 67 <0xa 0x40300000 0x0 0x00100000>; 75 interrupts = <GIC_SPI 263 IRQ_TYPE_LEVEL_HIGH 0>, 76 <GIC_SPI 262 IRQ_TYPE_LEVEL_HIGH 0>, 77 <GIC_SPI 261 IRQ_TYPE_LEVEL_HIGH 0>, 78 <GIC_SPI 260 IRQ_TYPE_LEVEL_HIGH 0>, 79 <GIC_SPI 259 IRQ_TYPE_LEVEL_HIGH 0>, [all …]
|
/freebsd/contrib/arm-optimized-routines/math/test/rtest/ |
H A D | dotest.c | 21 #if MPFR_VERSION < MPFR_VERSION_NUM(4, 2, 0) 102 uint32 exp = (hl >> 52) & 0x7ff; in set_mpfr_d() 105 if (exp == 0x7ff) { in set_mpfr_d() 106 if (mantissa == 0) in set_mpfr_d() 110 } else if (exp == 0 && mantissa == 0) { in set_mpfr_d() 111 mpfr_set_ui(x, 0, GMP_RNDN); in set_mpfr_d() 112 mpfr_setsign(x, x, sign < 0, GMP_RNDN); in set_mpfr_d() 114 if (exp != 0) in set_mpfr_d() 118 mpfr_set_sj_2exp(x, mantissa * sign, (int)exp - 0x3ff - 52, GMP_RNDN); in set_mpfr_d() 123 uint32 exp = (f >> 23) & 0xff; in set_mpfr_f() [all …]
|
/freebsd/sys/contrib/device-tree/src/arm64/qcom/ |
H A D | sa8540p.dtsi | 184 linux,pci-domain = <0>; 201 reg = <0x0 0x01c10000 0x0 0x3000>, 202 <0x0 0x40000000 0x0 0xf1d>, 203 <0x0 0x40000f20 0x0 0xa8>, 204 <0x0 0x40001000 0x0 0x1000>, 205 <0x0 0x40100000 0x0 0x100000>; 208 ranges = <0x01000000 0x0 0x40200000 0x0 0x40200000 0x0 0x100000>, 209 <0x02000000 0x0 0x40300000 0x0 0x40300000 0x0 0x1d00000>; 216 interrupt-map = <0 0 0 1 &intc 0 0 GIC_SPI 541 IRQ_TYPE_LEVEL_HIGH>, 217 <0 0 0 2 &intc 0 0 GIC_SPI 542 IRQ_TYPE_LEVEL_HIGH>, [all …]
|
H A D | sa8540p-ride.dts | 34 regulators-0 { 163 pinctrl-0 = <ðernet0_default>; 170 #size-cells = <0>; 174 compatible = "ethernet-phy-id0141.0dd4"; 175 reg = <0x8>; 189 /* Set MODE[2:0] to RGMII_SGMII */ 190 <0x12 0x14 0xfff8 0x4>, 191 /* Soft reset required after changing MODE[2:0] */ 192 <0x12 0x14 0x7fff 0x8000>; 202 snps,map-to-dma-channel = <0x0>; [all …]
|
H A D | sc8180x.dtsi | 29 #clock-cells = <0>; 35 #clock-cells = <0>; 43 #size-cells = <0>; 45 CPU0: cpu@0 { 48 reg = <0x0 0x0>; 52 qcom,freq-domain = <&cpufreq_hw 0>; 59 clocks = <&cpufreq_hw 0>; 77 reg = <0x0 0x100>; 81 qcom,freq-domain = <&cpufreq_hw 0>; 88 clocks = <&cpufreq_hw 0>; [all …]
|
H A D | sm8350.dtsi | 38 #clock-cells = <0>; 46 #clock-cells = <0>; 52 #size-cells = <0>; 54 CPU0: cpu@0 { 57 reg = <0x0 0x0>; 58 clocks = <&cpufreq_hw 0>; 61 qcom,freq-domain = <&cpufreq_hw 0>; 81 reg = <0x0 0x100>; 82 clocks = <&cpufreq_hw 0>; 85 qcom,freq-domain = <&cpufreq_hw 0>; [all …]
|
H A D | sm8150.dtsi | 34 #clock-cells = <0>; 41 #clock-cells = <0>; 49 #size-cells = <0>; 51 CPU0: cpu@0 { 54 reg = <0x0 0x0>; 55 clocks = <&cpufreq_hw 0>; 60 qcom,freq-domain = <&cpufreq_hw 0>; 62 interconnects = <&gem_noc MASTER_AMPSS_M0 0 &mc_virt SLAVE_EBI_CH0 0>, 83 reg = <0x0 0x100>; 84 clocks = <&cpufreq_hw 0>; [all …]
|
H A D | sa8775p.dtsi | 27 #clock-cells = <0>; 32 #clock-cells = <0>; 38 #size-cells = <0>; 40 CPU0: cpu@0 { 43 reg = <0x0 0x0>; 45 qcom,freq-domain = <&cpufreq_hw 0>; 65 reg = <0x0 0x100>; 67 qcom,freq-domain = <&cpufreq_hw 0>; 82 reg = <0x0 0x200>; 84 qcom,freq-domain = <&cpufreq_hw 0>; [all …]
|
H A D | sm8550.dtsi | 38 #clock-cells = <0>; 43 #clock-cells = <0>; 47 #clock-cells = <0>; 55 #clock-cells = <0>; 65 #size-cells = <0>; 67 CPU0: cpu@0 { 70 reg = <0 0>; 71 clocks = <&cpufreq_hw 0>; 76 qcom,freq-domain = <&cpufreq_hw 0>; 96 reg = <0 0x100>; [all …]
|
H A D | sm8450.dtsi | 39 #clock-cells = <0>; 45 #clock-cells = <0>; 52 #size-cells = <0>; 54 CPU0: cpu@0 { 57 reg = <0x0 0x0>; 62 qcom,freq-domain = <&cpufreq_hw 0>; 64 clocks = <&cpufreq_hw 0>; 81 reg = <0x0 0x100>; 86 qcom,freq-domain = <&cpufreq_hw 0>; 88 clocks = <&cpufreq_hw 0>; [all …]
|
/freebsd/sys/contrib/device-tree/src/arm64/arm/ |
H A D | corstone1000-fvp.dts | 18 reg = <0x40100000 0x10000>; 34 reg = <0x40300000 0x1000>; 44 reg = <0x50000000 0x10000>;
|
/freebsd/sys/contrib/device-tree/src/arm/qcom/ |
H A D | qcom-ipq4019.dtsi | 21 #address-cells = <0x1>; 22 #size-cells = <0x1>; 26 reg = <0x87e00000 0x080000>; 31 reg = <0x87e80000 0x180000>; 45 #size-cells = <0>; 46 cpu@0 { 53 reg = <0x0>; 55 clock-frequency = <0>; 67 reg = <0x1>; 69 clock-frequency = <0>; [all …]
|
H A D | qcom-sdx55.dtsi | 20 qcom,msm-id = <357 0x10000>, <368 0x10000>, <418 0x10000>; 25 reg = <0 0>; 31 #clock-cells = <0>; 38 #clock-cells = <0>; 44 #clock-cells = <0>; 51 #size-cells = <0>; 53 cpu0: cpu@0 { 56 reg = <0x0>; 108 reg = <0x8fc00000 0x80000>; 113 reg = <0x8fc80000 0x40000>; [all …]
|
/freebsd/sys/crypto/openssl/powerpc/ |
H A D | poly1305-ppcfp.S | 15 xor 0,0,0 18 lfd 8,8*0(5) 25 stfd 8,8*0(3) 30 .long 0x7c040040 44 lwbrx 7,0,4 49 lis 11,0xf000 69 lfd 0,8*4(3) 74 fsub 0,0,8 89 fadd 1,0,8 106 fsub 0,0,1 [all …]
|
/freebsd/sys/crypto/openssl/powerpc64/ |
H A D | poly1305-ppcfp.S | 10 .localentry poly1305_init_fpu,0 18 xor 0,0,0 21 lfd 8,8*0(5) 28 stfd 8,8*0(3) 33 cmpld 4,0 47 lwbrx 7,0,4 52 lis 11,0xf000 72 lfd 0,8*4(3) 77 fsub 0,0,8 92 fadd 1,0,8 [all …]
|
/freebsd/sys/crypto/openssl/powerpc64le/ |
H A D | poly1305-ppcfp.S | 10 .localentry poly1305_init_fpu,0 18 xor 0,0,0 21 lfd 8,8*0(5) 28 stfd 8,8*0(3) 33 cmpld 4,0 47 lwzx 7,0,4 52 lis 11,0xf000 72 lfd 0,8*4(3) 77 fsub 0,0,8 92 fadd 1,0,8 [all …]
|
/freebsd/sys/contrib/device-tree/src/arm64/rockchip/ |
H A D | rk3588-extra.dtsi | 12 reg = <0x0 0xfc400000 0x0 0x400000>; 13 interrupts = <GIC_SPI 221 IRQ_TYPE_LEVEL_HIGH 0>; 32 reg = <0x0 0xfd5b8000 0x0 0x10000>; 37 reg = <0x0 0xfd5c0000 0x0 0x100>; 42 reg = <0x0 0xfd5cc000 0x0 0x4000>; 47 reg = <0x0 0xfd5d4000 0x0 0x4000>; 53 reg = <0x4000 0x10>; 54 #clock-cells = <0>; 58 interrupts = <GIC_SPI 394 IRQ_TYPE_LEVEL_HIGH 0>; 64 #phy-cells = <0>; [all …]
|
/freebsd/sys/contrib/device-tree/src/arm64/ti/ |
H A D | k3-am65-mcu.dtsi | 13 ranges = <0x0 0x0 0x40f00000 0x20000>; 17 reg = <0x200 0x8>; 22 reg = <0x4040 0x4>; 30 reg = <0x0 0x40f04200 0x0 0x10>; 33 pinctrl-single,function-mask = <0x00000101>; 39 reg = <0x0 0x40f04280 0x0 0x8>; 42 pinctrl-single,function-mask = <0x00000003>; 47 reg = <0x00 0x40a00000 0x00 0x100>; 56 reg = <0x00 0x41c00000 0x00 0x80000>; 57 ranges = <0x0 0x00 0x41c00000 0x80000>; [all …]
|
/freebsd/sys/contrib/device-tree/src/arm/ti/omap/ |
H A D | dra7.dtsi | 61 reg = <0x0 0x48211000 0x0 0x1000>, 62 <0x0 0x48212000 0x0 0x2000>, 63 <0x0 0x48214000 0x0 0x2000>, 64 <0x0 0x48216000 0x0 0x2000>; 73 reg = <0x0 0x48281000 0x0 0x1000>; 79 #size-cells = <0>; 81 cpu0: cpu@0 { 84 reg = <0>; 109 opp-supported-hw = <0xFF 0x01>; 119 opp-supported-hw = <0xFF 0x02>; [all …]
|
H A D | am33xx.dtsi | 47 #size-cells = <0>; 48 cpu@0 { 52 reg = <0>; 87 opp-supported-hw = <0x06 0x0010>; 95 opp-supported-hw = <0x01 0x00FF>; 103 opp-supported-hw = <0x06 0x0020>; 111 opp-supported-hw = <0x01 0xFFFF>; 118 opp-supported-hw = <0x06 0x0040>; 125 opp-supported-hw = <0x01 0xFFFF>; 132 opp-supported-hw = <0x06 0x0080>; [all …]
|
H A D | omap5.dtsi | 45 #size-cells = <0>; 47 cpu0: cpu@0 { 50 reg = <0x0>; 69 reg = <0x1>; 115 reg = <0 0x40300000 0 0x20000>; /* 128k */ 122 reg = <0 0x48211000 0 0x1000>, 123 <0 0x48212000 0 0x2000>, 124 <0 0x48214000 0 0x2000>, 125 <0 0x48216000 0 0x2000>; 133 reg = <0 0x48281000 0 0x1000>; [all …]
|
H A D | am4372.dtsi | 20 memory@0 { 22 reg = <0 0>; 42 #size-cells = <0>; 43 cpu: cpu@0 { 47 reg = <0>; 77 opp-supported-hw = <0xFF 0x01>; 85 opp-supported-hw = <0xFF 0x04>; 92 opp-supported-hw = <0xFF 0x08>; 99 opp-supported-hw = <0xFF 0x10>; 106 opp-supported-hw = <0xFF 0x20>; [all …]
|
/freebsd/crypto/openssl/crypto/poly1305/asm/ |
H A D | poly1305-sparcv9.pl | 45 my $output = $#ARGV >= 0 && $ARGV[$#ARGV] =~ m|\.\w+$| ? pop : undef; 49 my ($ctx,$inp,$len,$padbit,$shl,$shr) = map("%i$_",(0..5)); 50 my ($r0,$r1,$r2,$r3,$s1,$s2,$s3,$h4) = map("%l$_",(0..7)); 51 my ($h0,$h1,$h2,$h3, $t0,$t1,$t2) = map("%o$_",(0..5,7)); 91 stx %g0,[$ctx+0] 101 sethi %hi(0x0ffffffc),$t0 103 or $t0,%lo(0x0ffffffc),$t0 106 or $t0,$t1,$t1 ! 0x0ffffffc0ffffffc 107 or $t1,3,$t0 ! 0x0ffffffc0fffffff 109 ldxa [$inp+%g0]0x88,$h0 ! load little-endian key [all …]
|