Home
last modified time | relevance | path

Searched +full:0 +full:x40060000 (Results 1 – 5 of 5) sorted by relevance

/linux/Documentation/devicetree/bindings/rtc/
H A Dnxp,s32g-rtc.yaml68 reg = <0x40060000 0x1000>;
/linux/arch/arm/boot/dts/st/
H A Dste-dbx5x0.dtsi40 #size-cells = <0>;
56 reg = <0x300>;
65 reg = <0x301>;
81 polling-delay = <0>;
93 hysteresis = <0>;
121 /* The first (always on) ESRAM 0, 128 KB */
123 reg = <0x40000000 0x20000>;
126 ranges = <0 0x40000000 0x20000>;
128 sram@0 {
130 reg = <0x0 0x10000>;
[all …]
/linux/arch/arm/boot/dts/renesas/
H A Dr9a06g032.dtsi19 #size-cells = <0>;
21 cpu@0 {
24 reg = <0>;
34 cpu-release-addr = <0 0x4000c204>;
39 #clock-cells = <0>;
41 clock-frequency = <0>;
45 #clock-cells = <0>;
51 #clock-cells = <0>;
53 clock-frequency = <0>;
57 #clock-cells = <0>;
[all …]
/linux/arch/arm/mach-lpc32xx/
H A Dlpc32xx.h17 * AHB 0 physical base addresses
19 #define LPC32XX_SLC_BASE 0x20020000
20 #define LPC32XX_SSP0_BASE 0x20084000
21 #define LPC32XX_SPI1_BASE 0x20088000
22 #define LPC32XX_SSP1_BASE 0x2008C000
23 #define LPC32XX_SPI2_BASE 0x20090000
24 #define LPC32XX_I2S0_BASE 0x20094000
25 #define LPC32XX_SD_BASE 0x20098000
26 #define LPC32XX_I2S1_BASE 0x2009C000
27 #define LPC32XX_MLC_BASE 0x200A8000
[all …]
/linux/drivers/net/wireless/realtek/rtw88/
H A Drtw8822c_table.c16 0x83000000, 0x00000000, 0x40000000, 0x00000000,
17 0x1D90, 0x300001FF,
18 0x1D90, 0x300101FE,
19 0x1D90, 0x300201FD,
20 0x1D90, 0x300301FC,
21 0x1D90, 0x300401FB,
22 0x1D90, 0x300501FA,
23 0x1D90, 0x300601F9,
24 0x1D90, 0x300701F8,
25 0x1D90, 0x300801F7,
[all …]