Home
last modified time | relevance | path

Searched +full:0 +full:x40018000 (Results 1 – 7 of 7) sorted by relevance

/freebsd/sys/contrib/device-tree/Bindings/dma/
H A Dfsl-edma.txt25 The 1st cell specifies the DMAMUX(0 for DMAMUX0 and 1 for DMAMUX1).
53 reg = <0x40018000 0x2000>,
54 <0x40024000 0x1000>,
55 <0x40025000 0x1000>;
56 interrupts = <0 8 IRQ_TYPE_LEVEL_HIGH>,
57 <0 9 IRQ_TYPE_LEVEL_HIGH>;
68 reg = <0x40080000 0x2000>,
69 <0x40210000 0x1000>;
71 interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
104 reg = <0x40031000 0x1000>;
[all …]
H A Dfsl,edma.yaml50 cell 0: index of dma channel mux instance.
54 cell 0: peripheral dma request id.
186 - pattern: "^ch(0[0-9]|[1-2][0-9]|3[01])$"
234 reg = <0x40018000 0x2000>,
235 <0x40024000 0x1000>,
236 <0x40025000 0x1000>;
237 interrupts = <0 8 IRQ_TYPE_LEVEL_HIGH>,
238 <0 9 IRQ_TYPE_LEVEL_HIGH>;
252 reg = <0x40080000 0x2000>,
253 <0x40210000 0x1000>;
[all …]
/freebsd/sys/dts/arm/
H A Dvybrid.dtsi56 bus-frequency = <0>;
60 reg = <0x4006E000 0x100>;
65 reg = <0x40001000 0x1000>;
70 reg = <0x40003000 0x1000>, /* Distributor Registers */
71 <0x40002100 0x100>; /* CPU Interface Registers */
78 reg = <0x40050000 0x300>;
83 reg = <0x4006b000 0x1000>;
91 #size-cells = <0>;
92 reg = < 0x40002200 0x100 >, /* Global Timer Registers */
93 < 0x40002600 0x100 >; /* Private Timer Registers */
[all …]
/freebsd/sys/contrib/device-tree/src/arm/nxp/lpc/
H A Dlpc32xx.dtsi20 #size-cells = <0>;
22 cpu@0 {
25 reg = <0x0>;
32 #clock-cells = <0>;
39 #clock-cells = <0>;
49 ranges = <0x00000000 0x00000000 0x10000000>,
50 <0x20000000 0x20000000 0x30000000>,
51 <0xe0000000 0xe0000000 0x04000000>;
55 reg = <0x08000000 0x20000>;
59 ranges = <0x00000000 0x08000000 0x20000>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm/nxp/vf/
H A Dvfxxx.dtsi33 #clock-cells = <0>;
39 #clock-cells = <0>;
46 offset = <0x0>;
47 mask = <0x1000>;
66 reg = <0x40000000 0x00070000>;
71 reg = <0x40001000 0x800>;
76 reg = <0x40001800 0x40
[all...]
/freebsd/sys/contrib/device-tree/src/arm/st/
H A Dstm32mp131.dtsi16 #size-cells = <0>;
18 cpu0: cpu@0 {
21 reg = <0>;
43 #size-cells = <0>;
44 linaro,optee-channel-id = <0>;
47 reg = <0x14>;
52 reg = <0x16>;
57 reg = <0x17>;
61 #size-cells = <0>;
63 scmi_reg11: regulator@0 {
[all …]
H A Dstm32mp151.dtsi16 #size-cells = <0>;
18 cpu0: cpu@0 {
22 reg = <0>;
42 reg = <0xa0021000 0x1000>,
43 <0xa0022000 0x2000>;
58 #clock-cells = <0>;
64 #clock-cells = <0>;
70 #clock-cells = <0>;
76 #clock-cells = <0>;
82 #clock-cells = <0>;
[all …]