Home
last modified time | relevance | path

Searched +full:0 +full:x40004000 (Results 1 – 16 of 16) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dclearstate_gfx11.h28 0x00000000, // DB_RENDER_CONTROL
29 0x00000000, // DB_COUNT_CONTROL
30 0x00000000, // DB_DEPTH_VIEW
31 0x00000000, // DB_RENDER_OVERRIDE
32 0x00000000, // DB_RENDER_OVERRIDE2
33 0x00000000, // DB_HTILE_DATA_BASE
34 0, // HOLE
35 0x00000000, // DB_DEPTH_SIZE_XY
36 0x00000000, // DB_DEPTH_BOUNDS_MIN
37 0x00000000, // DB_DEPTH_BOUNDS_MAX
[all …]
H A Dclearstate_ci.h26 0x00000000, // DB_RENDER_CONTROL
27 0x00000000, // DB_COUNT_CONTROL
28 0x00000000, // DB_DEPTH_VIEW
29 0x00000000, // DB_RENDER_OVERRIDE
30 0x00000000, // DB_RENDER_OVERRIDE2
31 0x00000000, // DB_HTILE_DATA_BASE
32 0, // HOLE
33 0, // HOLE
34 0x00000000, // DB_DEPTH_BOUNDS_MIN
35 0x00000000, // DB_DEPTH_BOUNDS_MAX
[all …]
H A Dclearstate_vi.h26 0x00000000, // DB_RENDER_CONTROL
27 0x00000000, // DB_COUNT_CONTROL
28 0x00000000, // DB_DEPTH_VIEW
29 0x00000000, // DB_RENDER_OVERRIDE
30 0x00000000, // DB_RENDER_OVERRIDE2
31 0x00000000, // DB_HTILE_DATA_BASE
32 0, // HOLE
33 0, // HOLE
34 0x00000000, // DB_DEPTH_BOUNDS_MIN
35 0x00000000, // DB_DEPTH_BOUNDS_MAX
[all …]
H A Dclearstate_gfx9.h25 0x00000000, // DB_RENDER_CONTROL
26 0x00000000, // DB_COUNT_CONTROL
27 0x00000000, // DB_DEPTH_VIEW
28 0x00000000, // DB_RENDER_OVERRIDE
29 0x00000000, // DB_RENDER_OVERRIDE2
30 0x00000000, // DB_HTILE_DATA_BASE
31 0x00000000, // DB_HTILE_DATA_BASE_HI
32 0x00000000, // DB_DEPTH_SIZE
33 0x00000000, // DB_DEPTH_BOUNDS_MIN
34 0x00000000, // DB_DEPTH_BOUNDS_MAX
[all …]
H A Dclearstate_si.h25 0x00000000, // DB_RENDER_CONTROL
26 0x00000000, // DB_COUNT_CONTROL
27 0x00000000, // DB_DEPTH_VIEW
28 0x00000000, // DB_RENDER_OVERRIDE
29 0x00000000, // DB_RENDER_OVERRIDE2
30 0x00000000, // DB_HTILE_DATA_BASE
31 0, // HOLE
32 0, // HOLE
33 0x00000000, // DB_DEPTH_BOUNDS_MIN
34 0x00000000, // DB_DEPTH_BOUNDS_MAX
[all …]
H A Dclearstate_gfx10.h25 0x00000000, // DB_RENDER_CONTROL
26 0x00000000, // DB_COUNT_CONTROL
27 0x00000000, // DB_DEPTH_VIEW
28 0x00000000, // DB_RENDER_OVERRIDE
29 0x00000000, // DB_RENDER_OVERRIDE2
30 0x00000000, // DB_HTILE_DATA_BASE
31 0x00000000, // HOLE
32 0x00000000, // DB_DEPTH_SIZE_XY
33 0x00000000, // DB_DEPTH_BOUNDS_MIN
34 0x00000000, // DB_DEPTH_BOUNDS_MAX
[all …]
/linux/drivers/gpu/drm/radeon/
H A Dclearstate_ci.h27 0x00000000, // DB_RENDER_CONTROL
28 0x00000000, // DB_COUNT_CONTROL
29 0x00000000, // DB_DEPTH_VIEW
30 0x00000000, // DB_RENDER_OVERRIDE
31 0x00000000, // DB_RENDER_OVERRIDE2
32 0x00000000, // DB_HTILE_DATA_BASE
33 0, // HOLE
34 0, // HOLE
35 0x00000000, // DB_DEPTH_BOUNDS_MIN
36 0x00000000, // DB_DEPTH_BOUNDS_MAX
[all …]
H A Dclearstate_si.h27 0x00000000, // DB_RENDER_CONTROL
28 0x00000000, // DB_COUNT_CONTROL
29 0x00000000, // DB_DEPTH_VIEW
30 0x00000000, // DB_RENDER_OVERRIDE
31 0x00000000, // DB_RENDER_OVERRIDE2
32 0x00000000, // DB_HTILE_DATA_BASE
33 0, // HOLE
34 0, // HOLE
35 0x00000000, // DB_DEPTH_BOUNDS_MIN
36 0x00000000, // DB_DEPTH_BOUNDS_MAX
[all …]
H A Dclearstate_cayman.h27 0x00000000, // DB_RENDER_CONTROL
28 0x00000000, // DB_COUNT_CONTROL
29 0x00000000, // DB_DEPTH_VIEW
30 0x00000000, // DB_RENDER_OVERRIDE
31 0x00000000, // DB_RENDER_OVERRIDE2
32 0x00000000, // DB_HTILE_DATA_BASE
33 0, // HOLE
34 0, // HOLE
35 0, // HOLE
36 0, // HOLE
[all …]
H A Dclearstate_evergreen.h26 0x00000000, // DB_RENDER_CONTROL
27 0x00000000, // DB_COUNT_CONTROL
28 0x00000000, // DB_DEPTH_VIEW
29 0x00000000, // DB_RENDER_OVERRIDE
30 0x00000000, // DB_RENDER_OVERRIDE2
31 0x00000000, // DB_HTILE_DATA_BASE
32 0, // HOLE
33 0, // HOLE
34 0, // HOLE
35 0, // HOLE
[all …]
/linux/Documentation/devicetree/bindings/serial/
H A Darm,mps2-uart.yaml43 reg = <0x40004000 0x1000>;
44 interrupts = <0>, <1>, <12>;
/linux/arch/sparc/
H A DKconfig370 default 0x40004000
374 This address is normally the base address of main memory + 0x4000.
378 default 0x00080000
387 default 0xf0004000
/linux/drivers/gpu/drm/i915/gt/
H A Dgen9_renderstate.c11 0x000007a8,
12 0x000007b4,
13 0x000007bc,
14 0x000007cc,
19 0x7a000004,
20 0x01000000,
21 0x00000000,
22 0x00000000,
23 0x00000000,
24 0x00000000,
[all …]
H A Dgen8_renderstate.c11 0x00000798,
12 0x000007a4,
13 0x000007ac,
14 0x000007bc,
19 0x7a000004,
20 0x01000000,
21 0x00000000,
22 0x00000000,
23 0x00000000,
24 0x00000000,
[all …]
/linux/arch/arm/mach-lpc32xx/
H A Dlpc32xx.h17 * AHB 0 physical base addresses
19 #define LPC32XX_SLC_BASE 0x20020000
20 #define LPC32XX_SSP0_BASE 0x20084000
21 #define LPC32XX_SPI1_BASE 0x20088000
22 #define LPC32XX_SSP1_BASE 0x2008C000
23 #define LPC32XX_SPI2_BASE 0x20090000
24 #define LPC32XX_I2S0_BASE 0x20094000
25 #define LPC32XX_SD_BASE 0x20098000
26 #define LPC32XX_I2S1_BASE 0x2009C000
27 #define LPC32XX_MLC_BASE 0x200A8000
[all …]
/linux/arch/x86/kernel/
H A Dsetup.c88 .start = 0,
89 .end = 0,
95 .start = 0,
96 .end = 0,
102 .start = 0,
103 .end = 0,
109 .start = 0,
110 .end = 0,
207 return 0; in init_x86_sysctl()
225 #define RAMDISK_IMAGE_START_MASK 0x07FF
[all …]