Home
last modified time | relevance | path

Searched +full:0 +full:x3c300000 (Results 1 – 5 of 5) sorted by relevance

/freebsd/sys/contrib/device-tree/Bindings/pci/
H A Dqcom,pcie-sc8280xp.yaml107 reg = <0x0 0x01c20000 0x0 0x3000>,
108 <0x0 0x3c000000 0x0 0xf1d>,
109 <0x0 0x3c000f20 0x0 0xa8>,
110 <0x0 0x3c001000 0x0 0x1000>,
111 <0x0 0x3c100000 0x0 0x100000>,
112 <0x0 0x01c23000 0x0 0x1000>;
114 ranges = <0x01000000 0x0 0x00000000 0x0 0x3c200000 0x0 0x100000>,
115 <0x02000000 0x0 0x3c300000 0x0 0x3c300000 0x0 0x1d00000>;
117 bus-range = <0x00 0xff>;
152 interrupt-map-mask = <0 0 0 0x7>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/qcom/
H A Dsa8540p-ride.dts34 regulators-0 {
163 pinctrl-0 = <&ethernet0_default>;
170 #size-cells = <0>;
174 compatible = "ethernet-phy-id0141.0dd4";
175 reg = <0x8>;
189 /* Set MODE[2:0] to RGMII_SGMII */
190 <0x12 0x14 0xfff8 0x4>,
191 /* Soft reset required after changing MODE[2:0] */
192 <0x12 0x14 0x7fff 0x8000>;
202 snps,map-to-dma-channel = <0x0>;
[all …]
H A Dsc8280xp.dtsi33 #clock-cells = <0>;
38 #clock-cells = <0>;
45 #size-cells = <0>;
47 CPU0: cpu@0 {
50 reg = <0x0 0x0>;
51 clocks = <&cpufreq_hw 0>;
58 qcom,freq-domain = <&cpufreq_hw 0>;
78 reg = <0x0 0x100>;
79 clocks = <&cpufreq_hw 0>;
86 qcom,freq-domain = <&cpufreq_hw 0>;
[all …]
/freebsd/sys/dev/qlxgb/
H A Dqla_misc.c54 #define Q8_ADDR_UNDEFINED 0xFFFFFFFF
61 Q8_ADDR_UNDEFINED, /* 0x00 */
62 0x77300000, /* 0x01 */
63 0x29500000, /* 0x02 */
64 0x2A500000, /* 0x03 */
65 Q8_ADDR_UNDEFINED, /* 0x04 */
66 0x0D000000, /* 0x05 */
67 0x1B100000, /* 0x06 */
68 0x0E600000, /* 0x07 */
69 0x0E000000, /* 0x08 */
[all …]
/freebsd/tools/test/iconv/ref/
H A DUTF-32BE-rev1 0x00 = 0x00000000
2 0x01 = 0x01000000
3 0x02 = 0x02000000
4 0x03 = 0x03000000
5 0x04 = 0x04000000
6 0x05 = 0x05000000
7 0x06 = 0x06000000
8 0x07 = 0x07000000
9 0x08 = 0x08000000
10 0x09 = 0x09000000
[all …]