Home
last modified time | relevance | path

Searched +full:0 +full:x3a00 (Results 1 – 25 of 48) sorted by relevance

12

/freebsd/sys/contrib/device-tree/Bindings/phy/
H A Dphy-mtk-xsphy.txt59 u2 port0 0x0000 MISC
60 0x0100 FMREG
61 0x0300 U2PHY_COM
62 u2 port1 0x1000 MISC
63 0x1100 FMREG
64 0x1300 U2PHY_COM
65 u2 port2 0x2000 MISC
67 u31 common 0x3000 DIG_GLB
68 0x3100 PHYA_GLB
69 u31 port0 0x3400 DIG_LN_TOP
[all …]
H A Dmediatek,xsphy.yaml20 u2 port0 0x0000 MISC
21 0x0100 FMREG
22 0x0300 U2PHY_COM
23 u2 port1 0x1000 MISC
24 0x1100 FMREG
25 0x1300 U2PHY_COM
26 u2 port2 0x2000 MISC
28 u31 common 0x3000 DIG_GLB
29 0x3100 PHYA_GLB
30 u31 port0 0x3400 DIG_LN_TOP
[all …]
/freebsd/sys/contrib/device-tree/src/powerpc/
H A Dtqm5200.dts20 #size-cells = <0>;
22 PowerPC,5200@0 {
24 reg = <0>;
27 d-cache-size = <0x4000>; // L1, 16K
28 i-cache-size = <0x4000>; // L1, 16K
29 timebase-frequency = <0>; // from bootloader
30 bus-frequency = <0>; // from bootloader
31 clock-frequency = <0>; // from bootloader
35 memory@0 {
37 reg = <0x00000000 0x04000000>; // 64MB
[all …]
H A Dcharon.dts23 #size-cells = <0>;
25 PowerPC,5200@0 {
27 reg = <0>;
30 d-cache-size = <0x4000>; // L1, 16K
31 i-cache-size = <0x4000>; // L1, 16K
32 timebase-frequency = <0>; // from bootloader
33 bus-frequency = <0>; // from bootloader
34 clock-frequency = <0>; // from bootloader
38 memory@0 {
40 reg = <0x00000000 0x08000000>; // 128MB
[all …]
H A Dlite5200.dts20 #size-cells = <0>;
22 PowerPC,5200@0 {
24 reg = <0>;
27 d-cache-size = <0x4000>; // L1, 16K
28 i-cache-size = <0x4000>; // L1, 16K
29 timebase-frequency = <0>; // from bootloader
30 bus-frequency = <0>; // from bootloader
31 clock-frequency = <0>; // from bootloader
35 memory@0 {
37 reg = <0x00000000 0x04000000>; // 64MB
[all …]
H A Dmpc5200b.dtsi21 #size-cells = <0>;
23 powerpc: PowerPC,5200@0 {
25 reg = <0>;
28 d-cache-size = <0x4000>; // L1, 16K
29 i-cache-size = <0x4000>; // L1, 16K
30 timebase-frequency = <0>; // from bootloader
31 bus-frequency = <0>; // from bootloader
32 clock-frequency = <0>; // from bootloader
36 memory: memory@0 {
38 reg = <0x00000000 0x04000000>; // 64MB
[all …]
/freebsd/sys/contrib/device-tree/src/arm/sunplus/
H A Dsunplus-sp7021.dtsi23 #clock-cells = <0>;
33 ranges = <0 0x9c000000 0x400000>;
38 reg = <0x4 0x28>,
39 <0x200 0x44>,
40 <0x268 0x04>;
47 reg = <0x780 0x80>, <0xa80 0x80>;
54 reg = <0xaf00 0x34>, <0xaf80 0x58>;
62 reg = <0x14 0x3>;
65 reg = <0x18 0x2>;
68 reg = <0x34 0x6>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/exynos/
H A Dexynos850.dtsi52 #clock-cells = <0>;
57 #size-cells = <0>;
91 cpu0: cpu@0 {
94 reg = <0x0>;
102 reg = <0x1>;
108 reg = <0x2>;
114 reg = <0x3>;
120 reg = <0x100>;
128 reg = <0x101>;
134 reg = <0x102>;
[all …]
H A Dexynosautov9.dtsi47 #size-cells = <0>;
81 cpu0: cpu@0 {
84 reg = <0x0>;
91 reg = <0x100>;
98 reg = <0x200>;
105 reg = <0x300>;
112 reg = <0x10000>;
119 reg = <0x10100>;
126 reg = <0x10200>;
133 reg = <0x10300>;
[all …]
/freebsd/sys/dev/pms/RefTisa/sat/src/
H A Dsmdefs.h29 #define SM_ROOT_MEM_INDEX 0 /**< the index of dm roo…
41 SM_TIMER_LOCK = 0,
51 #define SATA_ATA_DEVICE 0x01 /**< ATA ATA device ty…
52 #define SATA_ATAPI_DEVICE 0x02 /**< ATA ATAPI device …
53 #define SATA_PM_DEVICE 0x03 /**< ATA PM device typ…
54 #define SATA_SEMB_DEVICE 0x04 /**< ATA SEMB device t…
55 #define SATA_SEMB_WO_SEP_DEVICE 0x05 /**< ATA SEMB without …
56 #define UNKNOWN_DEVICE 0xFF
61 #define PIO_SETUP_DEV_TO_HOST_FIS 0x5F
62 #define REG_DEV_TO_HOST_FIS 0x34
[all …]
H A Dsmsatcb.c172 SM_DBG3(("smllSATACompleted: ncq tag 0x%x\n",satIOContext->sataTag)); in smllSATACompleted()
246 // bit32 ataStatus = 0; in smsatPacketCB()
252 bit8 bSenseKey = 0; in smsatPacketCB()
253 bit16 bSenseCodeInfo = 0; in smsatPacketCB()
295 if( agIOStatus == OSSA_IO_SUCCESS && agIOInfoLen == 0 && agFirstDword == agNULL) in smsatPacketCB()
305 else if (agIOStatus == OSSA_IO_SUCCESS && !(agIOInfoLen == 0 && agFirstDword == agNULL)) in smsatPacketCB()
319 scsiCmnd->cdb[0], in smsatPacketCB()
325 smsatSetSensePayload(pSense, bSenseKey, 0, bSenseCodeInfo, satOrgIOContext); in smsatPacketCB()
356 scsiCmnd->cdb[0], in smsatPacketCB()
362 smsatSetSensePayload(pSense, bSenseKey, 0, bSenseCodeInfo, satOrgIOContext); in smsatPacketCB()
[all …]
/freebsd/sys/contrib/dev/ath/ath_hal/ar9300/
H A Dscorpion_reg_map.h77 volatile char pad__0[0x8]; /* 0x0 - 0x8 */
78 volatile u_int32_t MAC_DMA_CR; /* 0x8 - 0xc */
79 volatile char pad__1[0x8]; /* 0xc - 0x14 */
80 volatile u_int32_t MAC_DMA_CFG; /* 0x14 - 0x18 */
81 volatile u_int32_t MAC_DMA_RXBUFPTR_THRESH; /* 0x18 - 0x1c */
82 volatile u_int32_t MAC_DMA_TXDPPTR_THRESH; /* 0x1c - 0x20 */
83 volatile u_int32_t MAC_DMA_MIRT; /* 0x20 - 0x24 */
84 volatile u_int32_t MAC_DMA_GLOBAL_IER; /* 0x24 - 0x28 */
85 volatile u_int32_t MAC_DMA_TIMT; /* 0x28 - 0x2c */
86 volatile u_int32_t MAC_DMA_RIMT; /* 0x2c - 0x30 */
[all …]
/freebsd/sys/dev/qlnx/qlnxe/
H A Dcommon_hsi.h50 #define ISCSI_CDU_TASK_SEG_TYPE 0
51 #define FCOE_CDU_TASK_SEG_TYPE 0
65 #define YSTORM_QZONE_SIZE 0
66 #define PSTORM_QZONE_SIZE 0
104 #define FW_ENGINEERING_VERSION 0
182 #define CDU_SEG_TYPE_OFFSET_REG_OFFSET_MASK (0x1ffff)
185 #define CDU_VF_FL_SEG_TYPE_OFFSET_REG_OFFSET_MASK (0xfff)
187 #define CDU_CONTEXT_VALIDATION_CFG_ENABLE_SHIFT (0)
199 #define DQ_DEMS_LEGACY 0
205 #define DQ_XCM_AGG_VAL_SEL_WORD2 0
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/exynos/google/
H A Dgs101.dtsi34 #size-cells = <0>;
71 cpu0: cpu@0 {
74 reg = <0x0000>;
84 reg = <0x0100>;
94 reg = <0x0200>;
104 reg = <0x0300>;
114 reg = <0x0400>;
124 reg = <0x0500>;
134 reg = <0x0600>;
144 reg = <0x0700>;
[all …]
/freebsd/sys/dev/pms/RefTisa/tisa/sassata/common/
H A Dtddefs.h40 #define agFALSE 0
44 #define agNULL ((void *)0)
72 #define OFF 0
87 #define TD_OPERATION_INITIATOR 0x1
88 #define TD_OPERATION_TARGET 0x2
111 #define TD_CARD_ID_FREE 0
140 #define DEFAULT_OUTBOUND_QUEUE_INTERRUPT_DELAY 0
143 #define DEFAULT_INBOUND_QUEUE_PRIORITY 0
144 #define DEFAULT_QUEUE_OPTION 0
150 #define SAS_NO_DEVICE 0
[all …]
/freebsd/contrib/llvm-project/llvm/include/llvm/BinaryFormat/
H A DDwarf.def3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
38 #define DW_KIND_NONE 0
149 HANDLE_DW_TAG(0x0000, null, 2, DWARF, DW_KIND_NONE)
150 HANDLE_DW_TAG(0x0001, array_type, 2, DWARF, DW_KIND_TYPE)
151 HANDLE_DW_TAG(0x0002, class_type, 2, DWARF, DW_KIND_TYPE)
152 HANDLE_DW_TAG(0x0003, entry_point, 2, DWARF, DW_KIND_NONE)
153 HANDLE_DW_TAG(0x0004, enumeration_type, 2, DWARF, DW_KIND_TYPE)
154 HANDLE_DW_TAG(0x0005, formal_parameter, 2, DWARF, DW_KIND_NONE)
155 HANDLE_DW_TAG(0x0008, imported_declaration, 2, DWARF, DW_KIND_NONE)
156 HANDLE_DW_TAG(0x000a, label, 2, DWARF, DW_KIND_NONE)
[all …]
/freebsd/share/i18n/csmapper/CNS/
H A DCNS11643-3%UCS@BMP.src5 SRC_ZONE 0x21-0x7E / 0x21-0x7E / 8
7 DST_INVALID 0xFFFE
13 # Unicode version: 5.0.0
47 0x2121 = 0x4E28
48 0x2122 = 0x4E36
49 0x2123 = 0x4E3F
50 0x2124 = 0x4E85
51 0x2125 = 0x4E05
52 0x2126 = 0x4E04
53 0x2127 = 0x5182
[all …]
H A DUCS@BMP%CNS11643-3.src5 SRC_ZONE 0x3421 - 0x9FA5
7 DST_INVALID 0xFFFF
13 # Unicode version: 5.0.0
47 0x3421 = 0x343B
48 0x3424 = 0x396D
49 0x3428 = 0x2741
50 0x3429 = 0x286C
51 0x342B = 0x2323
52 0x342E = 0x4034
53 0x3431 = 0x2175
[all …]
H A DCNS11643-5%UCS@SIP.src5 SRC_ZONE 0x21-0x7E / 0x21-0x7E / 8
7 DST_ILSEQ 0xFFFE
13 # Unicode version: 5.0.0
47 0x2121 = 0x00D1
48 0x2122 = 0x00CB
49 0x2123 = 0x00C9
50 0x2124 = 0x010C
51 0x2125 = 0x0000
52 0x2126 = 0x0087
53 0x2127 = 0x010D
[all …]
H A DUCS@SIP%CNS11643-5.src5 SRC_ZONE 0x0000 - 0xFA1A
7 DST_INVALID 0xFFFF
13 # Unicode version: 5.0.0
47 0x0000 = 0x2125
48 0x0009 = 0x2133
49 0x0014 = 0x214D
50 0x0022 = 0x232F
51 0x0041 = 0x3072
52 0x0043 = 0x3323
53 0x006B = 0x2521
[all …]
/freebsd/sys/dev/usb/
H A Dusbdevs50 * #define USB_VENDOR_VNDR 0x????
51 * #define USB_PRODUCT_VNDR_PRDCT 0x????
57 vendor UNKNOWN1 0x0053 Unknown vendor
58 vendor UNKNOWN2 0x0105 Unknown vendor
59 vendor EGALAX2 0x0123 eGalax, Inc.
60 vendor CHIPSBANK 0x0204 Chipsbank Microelectronics Co.
61 vendor HUMAX 0x02ad HUMAX
62 vendor QUAN 0x01e1 Quan
63 vendor LTS 0x0386 LTS
64 vendor BWCT 0x03da Bernd Walter Computer Technology
[all …]
/freebsd/sys/contrib/dev/rtw88/
H A Drtw8822c.c21 #define IQK_DONE_8822C 0xaa
56 efuse->country_code[0] = map->country_code[0]; in rtw8822c_read_efuse()
59 efuse->regd = map->rf_board_option & 0x7; in rtw8822c_read_efuse()
64 efuse->power_track_type = (map->tx_pwr_calibrate_rate >> 4) & 0xf; in rtw8822c_read_efuse()
66 for (i = 0; i < 4; i++) in rtw8822c_read_efuse()
84 return 0; in rtw8822c_read_efuse()
114 u32 rf_addr[DACK_RF_8822C] = {0x8f}; in rtw8822c_dac_backup_reg()
115 u32 addrs[DACK_REG_8822C] = {0x180c, 0x181 in rtw8822c_dac_backup_reg()
[all...]
/freebsd/sys/gnu/dev/bwn/phy_n/
H A Dif_bwn_phy_n_core.c132 N_RF_CTL_OVER_CMD_RXRF_PU = 0,
140 N_INTC_OVERRIDE_OFF = 0,
148 N_RSSI_W1 = 0,
158 N_RAIL_I = 0,
202 for (i = 0; i < 200; i++) { in bwn_nphy_force_rf_sequence()
227 { 0x0E7, 0x0EC }, { 0x342, 0x343 }, { 0x346, 0x347 } in bwn_nphy_rf_ctl_override_rev7()
244 for (i = 0; i < 2; i++) { in bwn_nphy_rf_ctl_override_rev7()
252 val_addr = (i == 0) ? e->val_addr_core0 : e->val_addr_core1; in bwn_nphy_rf_ctl_override_rev7()
284 bwn_nphy_rf_ctl_override_rev7(mac, 0x20, value, core, off, 1); in bwn_nphy_rf_ctl_override_one_to_many()
285 bwn_nphy_rf_ctl_override_rev7(mac, 0x10, value, core, off, 1); in bwn_nphy_rf_ctl_override_one_to_many()
[all …]
/freebsd/sys/dev/pms/RefTisa/tisa/sassata/sata/host/
H A Dossasat.c125 TI_DBG6(("ossaSATACompleted: agIORequest=%p agIOStatus=0x%x agIOInfoLen %d\n", in ossaSATACompleted()
249 tdIORequestBody->reTries = 0; in ossaSATACompleted()
256 tdIORequestBody->reTries = 0; in ossaSATACompleted()
262 tdIORequestBody->reTries = 0; in ossaSATACompleted()
276 if (pSatDevData->NumOfFCA <= 0) /* does SMP HARD RESET only upto one time */ in ossaSATACompleted()
291 if (tdsaDeviceData->registered == agTRUE && tdsaAllShared->ResetInDiscovery == 0) in ossaSATACompleted()
301 // pSatDevData->NumOfFCA = 0; in ossaSATACompleted()
386 bit8 bSenseKey = 0; in satPacketCB()
387 bit16 bSenseCodeInfo = 0; in satPacketCB()
388 bit32 status = 0; in satPacketCB()
[all …]
/freebsd/tools/test/iconv/ref/
H A DDEC-HANYU-rev1 0x0000 = 0x0000
2 0x0001 = 0x0001
3 0x0002 = 0x0002
4 0x0003 = 0x0003
5 0x0004 = 0x0004
6 0x0005 = 0x0005
7 0x0006 = 0x0006
8 0x0007 = 0x0007
9 0x0008 = 0x0008
10 0x0009 = 0x0009
[all …]

12