| /linux/Documentation/locking/ | 
| H A D | lockstat.rst | 56 	- shortest (non-0) time we ever had to wait for a lock69 	- shortest (non-0) time we ever held the lock
 97 	# echo 0 >/proc/sys/kernel/lock_stat
 114 …      &mm->mmap_sem              1          [<ffffffff811502a7>] khugepaged_scan_mm_slot+0x57/0x280
 115 …             &mm->mmap_sem             96          [<ffffffff815351c4>] __do_page_fault+0x1d4/0x510
 116 …                 &mm->mmap_sem             34          [<ffffffff81113d77>] vm_mmap_pgoff+0x87/0xd0
 117 …                     &mm->mmap_sem             17          [<ffffffff81127e71>] vm_munmap+0x41/0x80
 119 …                     &mm->mmap_sem              1          [<ffffffff81046fda>] dup_mmap+0x2a/0x3f0
 120 …                 &mm->mmap_sem             60          [<ffffffff81129e29>] SyS_mprotect+0xe9/0x250
 121 …             &mm->mmap_sem             41          [<ffffffff815351c4>] __do_page_fault+0x1d4/0x510
 [all …]
 
 | 
| /linux/Documentation/translations/it_IT/locking/ | 
| H A D | lockstat.rst | 118 	# echo 0 >/proc/sys/kernel/lock_stat135 …      &mm->mmap_sem              1          [<ffffffff811502a7>] khugepaged_scan_mm_slot+0x57/0x280
 136 …             &mm->mmap_sem             96          [<ffffffff815351c4>] __do_page_fault+0x1d4/0x510
 137 …                 &mm->mmap_sem             34          [<ffffffff81113d77>] vm_mmap_pgoff+0x87/0xd0
 138 …                     &mm->mmap_sem             17          [<ffffffff81127e71>] vm_munmap+0x41/0x80
 140 …                     &mm->mmap_sem              1          [<ffffffff81046fda>] dup_mmap+0x2a/0x3f0
 141 …                 &mm->mmap_sem             60          [<ffffffff81129e29>] SyS_mprotect+0xe9/0x250
 142 …             &mm->mmap_sem             41          [<ffffffff815351c4>] __do_page_fault+0x1d4/0x510
 143 …                 &mm->mmap_sem             68          [<ffffffff81113d77>] vm_mmap_pgoff+0x87/0xd0
 149 …              unix_table_lock             45          [<ffffffff8150ad8e>] unix_create1+0x16e/0x1b0
 [all …]
 
 | 
| /linux/drivers/hid/ | 
| H A D | hid-roccat-kone.h | 21 	kone_keystroke_button_1 = 0xf0, /* left mouse button */22 	kone_keystroke_button_2 = 0xf1, /* right mouse button */
 23 	kone_keystroke_button_3 = 0xf2, /* wheel */
 24 	kone_keystroke_button_9 = 0xf3, /* side button up */
 25 	kone_keystroke_button_8 = 0xf4 /* side button down */
 29 	kone_keystroke_action_press = 0,
 36 	uint8_t macro_type; /* 0 = short, 1 = overlong */
 45 	kone_button_info_type_button_1 = 0x1, /* click (left mouse button) */
 46 	kone_button_info_type_button_2 = 0x2, /* menu (right mouse button)*/
 47 	kone_button_info_type_button_3 = 0x3, /* scroll (wheel) */
 [all …]
 
 | 
| /linux/include/linux/mfd/mt6331/ | 
| H A D | registers.h | 10 #define MT6331_STRUP_CON0		0x011 #define MT6331_STRUP_CON2		0x2
 12 #define MT6331_STRUP_CON3		0x4
 13 #define MT6331_STRUP_CON4		0x6
 14 #define MT6331_STRUP_CON5		0x8
 15 #define MT6331_STRUP_CON6		0xA
 16 #define MT6331_STRUP_CON7		0xC
 17 #define MT6331_STRUP_CON8		0xE
 18 #define MT6331_STRUP_CON9		0x10
 19 #define MT6331_STRUP_CON10		0x12
 [all …]
 
 | 
| /linux/drivers/gpu/drm/amd/pm/powerplay/inc/ | 
| H A D | smu7_ppsmc.h | 30 #define PPSMC_MSG_SetGBDroopSettings          ((uint16_t) 0x305)32 #define PPSMC_SWSTATE_FLAG_DC                           0x01
 33 #define PPSMC_SWSTATE_FLAG_UVD                          0x02
 34 #define PPSMC_SWSTATE_FLAG_VCE                          0x04
 36 #define PPSMC_THERMAL_PROTECT_TYPE_INTERNAL             0x00
 37 #define PPSMC_THERMAL_PROTECT_TYPE_EXTERNAL             0x01
 38 #define PPSMC_THERMAL_PROTECT_TYPE_NONE                 0xff
 40 #define PPSMC_SYSTEMFLAG_GPIO_DC                        0x01
 41 #define PPSMC_SYSTEMFLAG_STEPVDDC                       0x02
 42 #define PPSMC_SYSTEMFLAG_GDDR5                          0x04
 [all …]
 
 | 
| H A D | tonga_ppsmc.h | 29 #define PPSMC_SWSTATE_FLAG_DC				0x0130 #define PPSMC_SWSTATE_FLAG_UVD				0x02
 31 #define PPSMC_SWSTATE_FLAG_VCE				0x04
 32 #define PPSMC_SWSTATE_FLAG_PCIE_X1			0x08
 34 #define PPSMC_THERMAL_PROTECT_TYPE_INTERNAL             0x00
 35 #define PPSMC_THERMAL_PROTECT_TYPE_EXTERNAL             0x01
 36 #define PPSMC_THERMAL_PROTECT_TYPE_NONE                 0xff
 38 #define PPSMC_SYSTEMFLAG_GPIO_DC                        0x01
 39 #define PPSMC_SYSTEMFLAG_STEPVDDC                       0x02
 40 #define PPSMC_SYSTEMFLAG_GDDR5                          0x04
 [all …]
 
 | 
| H A D | fiji_ppsmc.h | 30 #define PPSMC_SWSTATE_FLAG_DC                           0x0131 #define PPSMC_SWSTATE_FLAG_UVD                          0x02
 32 #define PPSMC_SWSTATE_FLAG_VCE                          0x04
 34 #define PPSMC_THERMAL_PROTECT_TYPE_INTERNAL             0x00
 35 #define PPSMC_THERMAL_PROTECT_TYPE_EXTERNAL             0x01
 36 #define PPSMC_THERMAL_PROTECT_TYPE_NONE                 0xff
 38 #define PPSMC_SYSTEMFLAG_GPIO_DC                        0x01
 39 #define PPSMC_SYSTEMFLAG_STEPVDDC                       0x02
 40 #define PPSMC_SYSTEMFLAG_GDDR5                          0x04
 42 #define PPSMC_SYSTEMFLAG_DISABLE_BABYSTEP               0x08
 [all …]
 
 | 
| /linux/arch/arm/mach-omap2/ | 
| H A D | control.h | 48 #define OMAP2_CONTROL_INTERFACE		0x00049 #define OMAP2_CONTROL_PADCONFS		0x030
 50 #define OMAP2_CONTROL_GENERAL		0x270
 51 #define OMAP343X_CONTROL_MEM_WKUP	0x600
 52 #define OMAP343X_CONTROL_PADCONFS_WKUP	0xa00
 53 #define OMAP343X_CONTROL_GENERAL_WKUP	0xa60
 56 #define TI81XX_CONTROL_DEVBOOT		0x040
 57 #define TI81XX_CONTROL_DEVCONF		0x600
 61 #define OMAP2_CONTROL_SYSCONFIG		(OMAP2_CONTROL_INTERFACE + 0x10)
 64 #define OMAP2_CONTROL_DEVCONF0		(OMAP2_CONTROL_GENERAL + 0x0004)
 [all …]
 
 | 
| /linux/drivers/video/fbdev/ | 
| H A D | platinumfb.h | 54  *	F = 14.3MHz * c0 / (c1 & 0x1f) / (1 << (c1 >> 5))55  * Newer ones use the values in clocksel[0], for which the formula
 57  *	F = 15MHz * c0 / ((c1 & 0x1f) + 2) / (1 << (c1 >> 5))
 69 #define DIV2	0x20
 70 #define DIV4	0x40
 71 #define DIV8	0x60
 72 #define DIV16	0x80
 76 	0x5c00,
 78 	{ 0xffc, 4, 0, 0, 0, 0, 0x428, 0,
 79 	  0, 0xb3, 0xd3, 0x12, 0x1a5, 0x23, 0x28, 0x2d,
 [all …]
 
 | 
| /linux/drivers/media/usb/gspca/ | 
| H A D | stk1135.c | 51 	if (gspca_dev->usb_err < 0)  in reg_r()52 		return 0;  in reg_r()
 53 	ret = usb_control_msg(dev, usb_rcvctrlpipe(dev, 0),  in reg_r()
 54 			0x00,  in reg_r()
 56 			0x00,  in reg_r()
 61 	gspca_dbg(gspca_dev, D_USBI, "reg_r 0x%x=0x%02x\n",  in reg_r()
 62 		  index, gspca_dev->usb_buf[0]);  in reg_r()
 63 	if (ret < 0) {  in reg_r()
 64 		pr_err("reg_r 0x%x err %d\n", index, ret);  in reg_r()
 66 		return 0;  in reg_r()
 [all …]
 
 | 
| /linux/sound/drivers/opl4/ | 
| H A D | opl4_synth.c | 41 #define MIDI_CTL_RELEASE_TIME	0x4842 #define MIDI_CTL_ATTACK_TIME	0x49
 43 #define MIDI_CTL_DECAY_TIME	0x4b
 44 #define MIDI_CTL_VIBRATO_RATE	0x4c
 45 #define MIDI_CTL_VIBRATO_DEPTH	0x4d
 46 #define MIDI_CTL_VIBRATO_DELAY	0x4e
 52 static const s16 snd_opl4_pitch_map[0x600] = {
 53 	0x000,0x000,0x00
 [all...]
 | 
| /linux/drivers/net/wireless/broadcom/b43/ | 
| H A D | phy_n.h | 11 #define B43_NPHY_BBCFG				B43_PHY_N(0x001) /* BB config */12 #define  B43_NPHY_BBCFG_RSTCCA			0x4000 /* Reset CCA */
 13 #define  B43_NPHY_BBCFG_RSTRX			0x8000 /* Reset RX */
 14 #define B43_NPHY_CHANNEL			B43_PHY_N(0x005) /* Channel */
 15 #define B43_NPHY_TXERR				B43_PHY_N(0x007) /* TX error */
 16 #define B43_NPHY_BANDCTL			B43_PHY_N(0x009) /* Band control */
 17 #define  B43_NPHY_BANDCTL_5GHZ			0x0001 /* Use the 5GHz band */
 18 #define B43_NPHY_4WI_ADDR			B43_PHY_N(0x00B) /* Four-wire bus address */
 19 #define B43_NPHY_4WI_DATAHI			B43_PHY_N(0x00C) /* Four-wire bus data high */
 20 #define B43_NPHY_4WI_DATALO			B43_PHY_N(0x00D) /* Four-wire bus data low */
 [all …]
 
 | 
| H A D | tables_nphy.c | 19 	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,20 	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
 21 	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
 22 	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
 23 	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
 24 	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
 25 	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
 26 	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
 27 	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
 28 	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
 [all …]
 
 | 
| /linux/drivers/gpu/drm/amd/pm/powerplay/smumgr/ | 
| H A D | vegam_smumgr.c | 55 #define MC_CG_ARB_FREQ_F1           0x0b60 #define PPSMC_MSG_ApplyAvfsCksOffVoltage      ((uint16_t) 0x415)
 61 #define PPSMC_MSG_EnableModeSwitchRLCNotification  ((uint16_t) 0x305)
 67 	{ 1, 0xF, 0xFD, 0x19, 5, 45, 0, 0xB0000,
 68 	{ 0x79, 0x253, 0x25D, 0xAE, 0x72, 0x80, 0x83, 0x86, 0x6F, 0xC8, 0xC9, 0xC9, 0x2F, 0x4D, 0x61},
 69 …{ 0x17C, 0x172, 0x180, 0x1BC, 0x1B3, 0x1BD, 0x206, 0x200, 0x203, 0x25D, 0x25A, 0x255, 0x2C3, 0x2C5…
 97 	return 0;  in vegam_smu_init()
 102 	int result = 0;  in vegam_start_smu_in_protection_mode()
 105 	/* PHM_WAIT_VFPF_INDIRECT_FIELD_UNEQUAL(smumgr, SMC_IND, RCU_UC_EVENTS, boot_seq_done, 0) */  in vegam_start_smu_in_protection_mode()
 112 	if (result != 0)  in vegam_start_smu_in_protection_mode()
 [all …]
 
 | 
| H A D | ci_smumgr.c | 58 #define MC_CG_ARB_FREQ_F0           0x0a59 #define MC_CG_ARB_FREQ_F1           0x0b
 60 #define MC_CG_ARB_FREQ_F2           0x0c
 61 #define MC_CG_ARB_FREQ_F3           0x0d
 63 #define SMC_RAM_END 0x40000
 69 	1, 0xF, 0xFD, 0x19, 5, 0x14, 0, 0xB0000,
 70 …{ 0x2E,  0x00,  0x00,  0x88,  0x00,  0x00,  0x72,  0x60,  0x51,  0xA7,  0x79,  0x6B,  0x90,  0xBD,…
 71 …{ 0x217, 0x217, 0x217, 0x242, 0x242, 0x242, 0x269, 0x269, 0x269, 0x2A1, 0x2A1, 0x2A1, 0x2C9, 0x2C9…
 75 	1, 0xF, 0xFD, 0x19, 5, 0x14, 0, 0x65062,
 76 …{ 0x2E,  0x00,  0x00,  0x88,  0x00,  0x00,  0x72,  0x60,  0x51,  0xA7,  0x79,  0x6B,  0x90,  0xBD,…
 [all …]
 
 | 
| /linux/drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/ | 
| H A D | phy_n.c | 28 			radio_type##_##jspace##0 : \34 			 radio_type##_##jspace##0 : \
 42 			    radio_type##_##jspace##0##_##reg_name : \
 47 			     radio_type##_##jspace##0##_##reg_name : \
 53 			     radio_type##_##reg_name##_##jspace##0 : \
 58 			radio_type##_##reg_name##_##jspace##0 : \
 107 #define NPHY_RSSICAL_NB_TARGET 0
 120 #define NPHY_RSSI_SXT(x) ((s8) (-((x) & 0x20) + ((x) & 0x1f)))
 129 #define NPHY_N_GCTL 0x66
 135 #define NPHY_PAPD_COMP_OFF 0
 [all …]
 
 |