Searched +full:0 +full:x1d82 (Results 1 – 10 of 10) sorted by relevance
| /linux/drivers/net/ethernet/qlogic/qed/ |
| H A D | qed_init_ops.c | 26 0, 27 0, 28 0x1c02, /* win 2: addr=0x1c02000, size=4096 bytes */ 29 0x1c80, /* win 3: addr=0x1c80000, size=4096 bytes */ 30 0x1d00, /* win 4: addr=0x1d00000, size=4096 bytes */ 31 0x1d01, /* win 5: addr=0x1d01000, size=4096 bytes */ 32 0x1d02, /* win 6: addr=0x1d02000, size=4096 bytes */ 33 0x1d80, /* win 7: addr=0x1d80000, size=4096 bytes */ 34 0x1d81, /* win 8: addr=0x1d81000, size=4096 bytes */ 35 0x1d82, /* win 9: addr=0x1d82000, size=4096 bytes */ [all …]
|
| /linux/drivers/gpu/drm/meson/ |
| H A D | meson_registers.h | 18 #define VPP2_DUMMY_DATA 0x1900 19 #define VPP2_LINE_IN_LENGTH 0x1901 20 #define VPP2_PIC_IN_HEIGHT 0x1902 21 #define VPP2_SCALE_COEF_IDX 0x1903 22 #define VPP2_SCALE_COEF 0x1904 23 #define VPP2_VSC_REGION12_STARTP 0x1905 24 #define VPP2_VSC_REGION34_STARTP 0x1906 25 #define VPP2_VSC_REGION4_ENDP 0x1907 26 #define VPP2_VSC_START_PHASE_STEP 0x1908 27 #define VPP2_VSC_REGION0_PHASE_SLOPE 0x1909 [all …]
|
| /linux/drivers/gpu/drm/amd/include/asic_reg/dce/ |
| H A D | dce_6_0_d.h | 26 #define ixATTR00 0x0000 27 #define ixATTR01 0x0001 28 #define ixATTR02 0x0002 29 #define ixATTR03 0x0003 30 #define ixATTR04 0x0004 31 #define ixATTR05 0x0005 32 #define ixATTR06 0x0006 33 #define ixATTR07 0x0007 34 #define ixATTR08 0x0008 35 #define ixATTR09 0x0009 [all …]
|
| H A D | dce_8_0_d.h | 27 #define mmPIPE0_PG_CONFIG 0x1760 28 #define mmPIPE0_PG_ENABLE 0x1761 29 #define mmPIPE0_PG_STATUS 0x1762 30 #define mmPIPE1_PG_CONFIG 0x1764 31 #define mmPIPE1_PG_ENABLE 0x1765 32 #define mmPIPE1_PG_STATUS 0x1766 33 #define mmPIPE2_PG_CONFIG 0x1768 34 #define mmPIPE2_PG_ENABLE 0x1769 35 #define mmPIPE2_PG_STATUS 0x176a 36 #define mmPIPE3_PG_CONFIG 0x176c [all …]
|
| H A D | dce_11_0_d.h | 27 #define mmPIPE0_PG_CONFIG 0x2c0 28 #define mmPIPE0_PG_ENABLE 0x2c1 29 #define mmPIPE0_PG_STATUS 0x2c2 30 #define mmPIPE1_PG_CONFIG 0x2c3 31 #define mmPIPE1_PG_ENABLE 0x2c4 32 #define mmPIPE1_PG_STATUS 0x2c5 33 #define mmPIPE2_PG_CONFIG 0x2c6 34 #define mmPIPE2_PG_ENABLE 0x2c7 35 #define mmPIPE2_PG_STATUS 0x2c8 36 #define mmDCFEV0_PG_CONFIG 0x2db [all …]
|
| H A D | dce_10_0_d.h | 27 #define mmPIPE0_PG_CONFIG 0x2c0 28 #define mmPIPE0_PG_ENABLE 0x2c1 29 #define mmPIPE0_PG_STATUS 0x2c2 30 #define mmPIPE1_PG_CONFIG 0x2c3 31 #define mmPIPE1_PG_ENABLE 0x2c4 32 #define mmPIPE1_PG_STATUS 0x2c5 33 #define mmPIPE2_PG_CONFIG 0x2c6 34 #define mmPIPE2_PG_ENABLE 0x2c7 35 #define mmPIPE2_PG_STATUS 0x2c8 36 #define mmPIPE3_PG_CONFIG 0x2c9 [all …]
|
| H A D | dce_11_2_d.h | 27 #define mmPIPE0_PG_CONFIG 0x2c0 28 #define mmPIPE0_PG_ENABLE 0x2c1 29 #define mmPIPE0_PG_STATUS 0x2c2 30 #define mmPIPE1_PG_CONFIG 0x2c3 31 #define mmPIPE1_PG_ENABLE 0x2c4 32 #define mmPIPE1_PG_STATUS 0x2c5 33 #define mmPIPE2_PG_CONFIG 0x2c6 34 #define mmPIPE2_PG_ENABLE 0x2c7 35 #define mmPIPE2_PG_STATUS 0x2c8 36 #define mmPIPE3_PG_CONFIG 0x2c9 [all …]
|
| H A D | dce_12_0_offset.h | 27 // base address: 0x48 28 …dispdec_VGA_MEM_WRITE_PAGE_ADDR 0x0012 29 …ne mmdispdec_VGA_MEM_WRITE_PAGE_ADDR_BASE_IDX 0 33 // base address: 0x4c 34 …dispdec_VGA_MEM_READ_PAGE_ADDR 0x0014 35 …ne mmdispdec_VGA_MEM_READ_PAGE_ADDR_BASE_IDX 0 39 // base address: 0x0 40 …DC_PERFMON0_PERFCOUNTER_CNTL 0x0020 42 …DC_PERFMON0_PERFCOUNTER_CNTL2 0x0021 44 …DC_PERFMON0_PERFCOUNTER_STATE 0x0022 [all …]
|
| /linux/drivers/gpu/drm/amd/include/asic_reg/dcn/ |
| H A D | dcn_2_1_0_offset.h | 27 // base address: 0x48 28 …VGA_MEM_WRITE_PAGE_ADDR 0x0000 29 …ne mmVGA_MEM_WRITE_PAGE_ADDR_BASE_IDX 0 30 …VGA_MEM_READ_PAGE_ADDR 0x0001 31 …ne mmVGA_MEM_READ_PAGE_ADDR_BASE_IDX 0 35 // base address: 0x3b4 36 …CRTC8_IDX 0x002d 38 …CRTC8_DATA 0x002d 40 …GENFC_WT 0x002e 42 …GENS1 0x002e [all …]
|
| H A D | dcn_2_0_0_offset.h | 27 // base address: 0x0 28 …VGA_MEM_WRITE_PAGE_ADDR 0x0000 29 …ne mmVGA_MEM_WRITE_PAGE_ADDR_BASE_IDX 0 30 …VGA_MEM_READ_PAGE_ADDR 0x0001 31 …ne mmVGA_MEM_READ_PAGE_ADDR_BASE_IDX 0 32 …VGA_RENDER_CONTROL 0x0000 34 …VGA_SEQUENCER_RESET_CONTROL 0x0001 36 …VGA_MODE_CONTROL 0x0002 38 …VGA_SURFACE_PITCH_SELECT 0x0003 40 …VGA_MEMORY_BASE_ADDRESS 0x0004 [all …]
|