Searched +full:0 +full:x1d00000 (Results 1 – 16 of 16) sorted by relevance
/freebsd/sys/dev/qlnx/qlnxe/ |
H A D | ecore_gtt_values.h | 32 0, 33 0, 34 0x1c02, /* win 2: addr=0x1c02000, size=4096 bytes */ 35 0x1c80, /* win 3: addr=0x1c80000, size=4096 bytes */ 36 0x1d00, /* win 4: addr=0x1d00000, size=4096 bytes */ 37 0x1d01, /* win 5: addr=0x1d01000, size=4096 bytes */ 38 0x1d80, /* win 6: addr=0x1d80000, size=4096 bytes */ 39 0x1d81, /* win 7: addr=0x1d81000, size=4096 bytes */ 40 0x1d82, /* win 8: addr=0x1d82000, size=4096 bytes */ 41 0x1e00, /* win 9: addr=0x1e00000, size=4096 bytes */ [all …]
|
H A D | common_hsi.h | 50 #define ISCSI_CDU_TASK_SEG_TYPE 0 51 #define FCOE_CDU_TASK_SEG_TYPE 0 65 #define YSTORM_QZONE_SIZE 0 66 #define PSTORM_QZONE_SIZE 0 104 #define FW_ENGINEERING_VERSION 0 182 #define CDU_SEG_TYPE_OFFSET_REG_OFFSET_MASK (0x1ffff) 185 #define CDU_VF_FL_SEG_TYPE_OFFSET_REG_OFFSET_MASK (0xfff) 187 #define CDU_CONTEXT_VALIDATION_CFG_ENABLE_SHIFT (0) 199 #define DQ_DEMS_LEGACY 0 205 #define DQ_XCM_AGG_VAL_SEL_WORD2 0 [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/pci/ |
H A D | qcom,pcie-sc8280xp.yaml | 107 reg = <0x0 0x01c20000 0x0 0x3000>, 108 <0x0 0x3c000000 0x0 0xf1d>, 109 <0x0 0x3c000f20 0x0 0xa8>, 110 <0x0 0x3c001000 0x0 0x1000>, 111 <0x0 0x3c100000 0x0 0x100000>, 112 <0x0 0x01c23000 0x0 0x1000>; 114 ranges = <0x01000000 0x0 0x00000000 0x0 0x3c200000 0x0 0x100000>, 115 <0x02000000 0x0 0x3c300000 0x0 0x3c300000 0x0 0x1d00000>; 117 bus-range = <0x00 0xff>; 152 interrupt-map-mask = <0 0 0 0x7>; [all …]
|
/freebsd/sys/contrib/device-tree/src/arm/marvell/ |
H A D | armada-370-dlink-dns327l.dts | 9 * There's still some unknown device on i2c address 0x13 28 memory@0 { 30 reg = <0x00000000 0x20000000>; /* 512 MiB */ 34 ranges = <MBUS_ID(0xf0, 0x01) 0 0xd0000000 0x100000 35 MBUS_ID(0x0 [all...] |
/freebsd/sys/contrib/device-tree/src/arm64/qcom/ |
H A D | sa8540p.dtsi | 184 linux,pci-domain = <0>; 201 reg = <0x0 0x01c10000 0x0 0x3000>, 202 <0x0 0x40000000 0x0 0xf1d>, 203 <0x0 0x40000f20 0x0 0xa8>, 204 <0x0 0x40001000 0x0 0x1000>, 205 <0x0 0x40100000 0x0 0x100000>; 208 ranges = <0x01000000 0x0 0x40200000 0x0 0x40200000 0x0 0x100000>, 209 <0x02000000 0x0 0x40300000 0x0 0x40300000 0x0 0x1d00000>; 216 interrupt-map = <0 0 0 1 &intc 0 0 GIC_SPI 541 IRQ_TYPE_LEVEL_HIGH>, 217 <0 0 0 2 &intc 0 0 GIC_SPI 542 IRQ_TYPE_LEVEL_HIGH>, [all …]
|
H A D | sa8540p-ride.dts | 34 regulators-0 { 163 pinctrl-0 = <ðernet0_default>; 170 #size-cells = <0>; 174 compatible = "ethernet-phy-id0141.0dd4"; 175 reg = <0x8>; 189 /* Set MODE[2:0] to RGMII_SGMII */ 190 <0x12 0x14 0xfff8 0x4>, 191 /* Soft reset required after changing MODE[2:0] */ 192 <0x12 0x14 0x7fff 0x8000>; 202 snps,map-to-dma-channel = <0x0>; [all …]
|
H A D | sc8280xp.dtsi | 33 #clock-cells = <0>; 38 #clock-cells = <0>; 45 #size-cells = <0>; 47 CPU0: cpu@0 { 50 reg = <0x0 0x0>; 51 clocks = <&cpufreq_hw 0>; 58 qcom,freq-domain = <&cpufreq_hw 0>; 78 reg = <0x0 0x100>; 79 clocks = <&cpufreq_hw 0>; 86 qcom,freq-domain = <&cpufreq_hw 0>; [all …]
|
H A D | x1e80100.dtsi | 36 #clock-cells = <0>; 42 #clock-cells = <0>; 47 #clock-cells = <0>; 56 #clock-cells = <0>; 66 #size-cells = <0>; 68 CPU0: cpu@0 { 71 reg = <0x0 0x0>; 88 reg = <0x0 0x100>; 99 reg = <0x0 0x200>; 110 reg = <0x0 0x300>; [all …]
|
H A D | msm8996.dtsi | 29 #clock-cells = <0>; 36 #clock-cells = <0>; 44 #size-cells = <0>; 46 CPU0: cpu@0 { 49 reg = <0x0 0x0>; 53 clocks = <&kryocc 0>; 68 reg = <0x0 0x1>; 72 clocks = <&kryocc 0>; 82 reg = <0x0 0x100>; 101 reg = <0x0 0x101>; [all …]
|
H A D | sm8250.dtsi | 80 #clock-cells = <0>; 88 #clock-cells = <0>; 94 #size-cells = <0>; 96 CPU0: cpu@0 { 99 reg = <0x0 0x0>; 100 clocks = <&cpufreq_hw 0>; 107 qcom,freq-domain = <&cpufreq_hw 0>; 109 interconnects = <&gem_noc MASTER_AMPSS_M0 0 &mc_virt SLAVE_EBI_CH0 0>, 115 cache-size = <0x20000>; 121 cache-size = <0x400000>; [all …]
|
/freebsd/sys/contrib/device-tree/src/arm64/xilinx/ |
H A D | zynqmp-sm-k26-revA.dts | 50 memory@0 { 52 reg = <0x0 0x0 0x0 0x80000000>, <0x8 0x00000000 0x0 0x80000000>; 61 reg = <0x0 0x7ff00000 0x0 0x100000>; 95 io-channels = <&xilinx_ams 0>, <&xilinx_ams 1>, <&xilinx_ams 2>, 110 pwms = <&ttc0 2 40000 0>; 144 &qspi { /* MIO 0-5 - U143 */ 146 spi_flash: flash@0 { /* MT25QU512A */ 148 reg = <0>; 158 partition@0 { 160 reg = <0x0 0x80000>; /* 512KB */ [all …]
|
/freebsd/sys/contrib/device-tree/src/powerpc/ |
H A D | mpc8379_mds.dts | 26 #size-cells = <0>; 28 PowerPC,8379@0 { 30 reg = <0x0>; 35 timebase-frequency = <0>; 36 bus-frequency = <0>; 37 clock-frequency = <0>; 43 reg = <0x00000000 0x20000000>; // 512MB at 0 50 reg = <0xe0005000 0x1000>; 51 interrupts = <77 0x8>; 55 ranges = <0 0x0 0xfe000000 0x02000000 [all …]
|
H A D | mpc8378_mds.dts | 28 #size-cells = <0>; 30 PowerPC,8378@0 { 32 reg = <0x0>; 37 timebase-frequency = <0>; 38 bus-frequency = <0>; 39 clock-frequency = <0>; 45 reg = <0x00000000 0x20000000>; // 512MB at 0 52 reg = <0xe0005000 0x1000>; 53 interrupts = <77 0x8>; 57 ranges = <0 0x0 0xfe000000 0x02000000 [all …]
|
H A D | mpc8377_mds.dts | 28 #size-cells = <0>; 30 PowerPC,8377@0 { 32 reg = <0x0>; 37 timebase-frequency = <0>; 38 bus-frequency = <0>; 39 clock-frequency = <0>; 45 reg = <0x00000000 0x20000000>; // 512MB at 0 52 reg = <0xe0005000 0x1000>; 53 interrupts = <77 0x8>; 57 ranges = <0 0x0 0xfe000000 0x02000000 [all …]
|
/freebsd/sys/contrib/device-tree/src/arm64/marvell/ |
H A D | armada-37xx.dtsi | 35 reg = <0 0x4000000 0 0x200000>; 40 reg = <0 0x4400000 0 0x1000000>; 47 #size-cells = <0>; 48 cpu0: cpu@0 { 51 reg = <0>; 85 /* 32M internal register @ 0xd000_0000 */ 86 ranges = <0x0 0x0 0xd0000000 0x2000000>; 90 reg = <0x8300 0x40>; 98 reg = <0xd000 0x1000>; 104 #size-cells = <0>; [all …]
|
/freebsd/sys/contrib/device-tree/src/arm/nuvoton/ |
H A D | nuvoton-npcm750-runbmc-olympus.dts | 47 reg = <0 0x40000000>; 52 io-channels = <&adc 0>, <&adc 1>, <&adc 2>, <&adc 3>, 75 gpios = <&gpio0 19 0>; /* gpio19 */ 76 regbase = <0xf0010000 0x1000>; 81 gpios = <&gpio0 18 0>; /* gpio18 */ 82 regbase = <0xf0010000 0x1000>; 87 gpios = <&gpio0 17 0>; /* gpio17 */ 88 regbase = <0xf0010000 0x1000>; 92 gpios = <&gpio0 16 0>; /* gpio16 */ 93 regbase = <0xf0010000 0x1000>; [all …]
|