Home
last modified time | relevance | path

Searched +full:0 +full:x1f000 (Results 1 – 25 of 29) sorted by relevance

12

/freebsd/sys/contrib/device-tree/src/arm64/realtek/
H A Drtd1295-mele-v9.dts17 reg = <0x1f000 0x7ffe1000>; /* boot ROM to 2 GiB */
H A Drtd1295-probox2-ava.dts17 reg = <0x1f000 0x7ffe1000>; /* boot ROM to 2 GiB */
H A Drtd1293-ds418j.dts16 reg = <0x1f000 0x3ffe1000>; /* boot ROM to 1 GiB */
H A Drtd1295-xnano-x5.dts16 reg = <0x1f000 0x3ffe1000>; /* boot ROM to 1 GiB or 2 GiB */
H A Drtd1296-ds418.dts16 reg = <0x1f000 0x7ffe1000>; /* boot ROM to 2 GiB */
H A Drtd1295-zidoo-x9s.dts16 reg = <0x1f000 0x7ffe1000>; /* boot ROM to 2 GiB */
H A Drtd129x.dtsi8 /memreserve/ 0x0000000000000000 0x000000000001f000;
9 /memreserve/ 0x000000000001f000 0x00000000000e1000;
10 /memreserve/ 0x0000000001b00000 0x00000000004be000;
26 reg = <0x1f000 0x1000>;
30 reg = <0x1ffe000 0x4000>;
34 reg = <0x10100000 0xf00000>;
47 #clock-cells = <0>;
51 soc@0 {
55 ranges = <0x00000000 0x00000000 0x0001f000>, /* boot ROM */
57 <0x80000000 0x80000000 0x80000000>;
[all …]
/freebsd/sys/contrib/device-tree/Bindings/phy/
H A Dphy-mvebu-comphy.txt21 * Lane 0 (USB3/GbE)
26 - #size-cells: should be 0.
47 reg = <0x120000 0x6000>;
53 #size-cells = <0>;
55 CP11X_LABEL(comphy0): phy@0 {
56 reg = <0>;
68 reg = <0x18300 0x300>,
69 <0x1F000 0x400>,
70 <0x5C000 0x400>,
71 <0xe0178 0x8>;
[all …]
H A Dmarvell,comphy-cp110.yaml32 - description: Lane 0 (USB3/GbE) registers (Armada 3700)
47 const: 0
62 '^phy@[0-5]$':
121 reg = <0x120000 0x6000>;
125 #size-cells = <0>;
128 phy@0 {
129 reg = <0>;
142 reg = <0x18300 0x300>,
143 <0x1F000 0x400>,
144 <0x5C000 0x400>,
[all …]
/freebsd/sys/contrib/dev/rtw89/
H A Drtw8851b_rfk_table.c8 RTW89_DECL_RFK_WM(0xc210, 0x003fc000, 0x80),
9 RTW89_DECL_RFK_WM(0xc224, 0x003fc000, 0x80),
10 RTW89_DECL_RFK_WM(0xc0f8, 0x30000000, 0x3),
11 RTW89_DECL_RFK_WM(0x12b8, BIT(30), 0x1),
12 RTW89_DECL_RFK_WM(0x030c, 0x1f000000, 0x1f),
13 RTW89_DECL_RFK_WM(0x032c, 0xc0000000, 0x0),
14 RTW89_DECL_RFK_WM(0x032c, BIT(22), 0x0),
15 RTW89_DECL_RFK_WM(0x032c, BIT(22), 0x1),
16 RTW89_DECL_RFK_WM(0x032c, BIT(16), 0x0),
17 RTW89_DECL_RFK_WM(0x032c, BIT(20), 0x1),
[all …]
/freebsd/sys/contrib/device-tree/src/arc/
H A Daxs10x_mb.dtsi17 ranges = <0x00000000 0x0 0xe0000000 0x10000000>;
23 reg = <0x11220 0x4>;
28 reg = <0x100a0 0x10>;
30 #clock-cells = <0>;
37 #clock-cells = <0>;
43 #clock-cells = <0>;
49 #clock-cells = <0>;
62 #clock-cells = <0>;
68 reg = <0x10080 0x10>, <0x110 0x10>;
69 #clock-cells = <0>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm/broadcom/
H A Dbcm63138.dtsi23 #size-cells = <0>;
25 cpu@0 {
29 reg = <0>;
46 #clock-cells = <0>;
54 #clock-cells = <0>;
63 #clock-cells = <0>;
72 #clock-cells = <0>;
80 ranges = <0 0x80000000 0x784000>;
86 reg = <0x1d000 0x1000>;
92 interrupts = <GIC_PPI 0 IRQ_TYPE_LEVEL_HIGH>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm/samsung/
H A Dexynos4210.dtsi178 #size-cells = <0>;
194 reg = <0x900>;
213 reg = <0x901>;
230 bus_leftbus_opp_table: opp-table-0 {
249 reg = <0x02020000 0x20000>;
252 ranges = <0 0x02020000 0x20000>;
254 smp-sram@0 {
[all...]
/freebsd/sys/contrib/device-tree/src/arm64/marvell/
H A Darmada-37xx.dtsi33 reg = <0 0x4000000 0 0x200000>;
38 reg = <0 0x4400000 0 0x1000000>;
45 #size-cells = <0>;
46 cpu0: cpu@0 {
49 reg = <0>;
83 /* 32M internal register @ 0xd000_0000 */
84 ranges = <0x0 0x0 0xd0000000 0x2000000>;
88 reg = <0x8300 0x40>;
96 reg = <0xd000 0x1000>;
102 #size-cells = <0>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm/arm/
H A Dvexpress-v2m.dtsi27 ranges = <0x40000000 0x40000000 0x10000000>,
28 <0x10000000 0x10000000 0x00020000>;
31 interrupt-map-mask = <0 63>;
32 interrupt-map = <0 0 &gic GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
33 <0 1 &gic GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
34 <0 2 &gic GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>,
35 <0 3 &gic GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>,
36 <0 4 &gic GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,
37 <0 5 &gic GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>,
38 <0 6 &gic GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
[all …]
/freebsd/contrib/llvm-project/lldb/source/Plugins/Instruction/RISCV/
H A DRISCVCInstructions.h3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
25 operator Rd() { return Rd{rd + (shift ? 8 : 0)}; } in Rd()
26 operator Rs() { return Rs{rd + (shift ? 8 : 0)}; } in Rs()
35 return RxC{(inst & 0x7C) >> 2, false}; in DecodeCR_RS2()
38 constexpr RxC DecodeCIW_RD(uint32_t inst) { return RxC{(inst & 0x1C) >> 2}; } in DecodeCIW_RD()
40 constexpr RxC DecodeCA_RD(uint32_t inst) { return RxC{(inst & 0x380) >> 7}; } in DecodeCA_RD()
54 uint16_t offset = ((inst << 4) & 0xc0) // offset[7:6] in DecodeC_LWSP()
55 | ((inst >> 7) & 0x20) // offset[5] in DecodeC_LWSP()
56 | ((inst >> 2) & 0x1c); // offset[4:2] in DecodeC_LWSP()
57 if (rd == 0) in DecodeC_LWSP()
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/qcom/
H A Dmsm8976.dtsi27 #clock-cells = <0>;
33 #size-cells = <0>;
35 cpu0: cpu@0 {
38 reg = <0x0>;
49 reg = <0x1>;
60 reg = <0x2>;
71 reg = <0x3>;
82 reg = <0x100>;
93 reg = <0x101>;
104 reg = <0x102>;
[all …]
H A Dmsm8953.dtsi28 #clock-cells = <0>;
34 #clock-cells = <0>;
42 #size-cells = <0>;
44 cpu0: cpu@0 {
47 reg = <0x0>;
59 reg = <0x1>;
71 reg = <0x2>;
83 reg = <0x3>;
95 reg = <0x100>;
107 reg = <0x101>;
[all …]
H A Dsdm630.dtsi36 #clock-cells = <0>;
43 #clock-cells = <0>;
51 #size-cells = <0>;
56 reg = <0x0 0x100>;
76 reg = <0x0 0x101>;
91 reg = <0x0 0x102>;
106 reg = <0x0 0x103>;
118 cpu4: cpu@0 {
121 reg = <0x0 0x0>;
141 reg = <0x0 0x1>;
[all …]
H A Dmsm8917.dtsi21 #clock-cells = <0>;
26 #clock-cells = <0>;
32 #size-cells = <0>;
36 reg = <0x100>;
55 reg = <0x101>;
68 reg = <0x102>;
81 reg = <0x103>;
113 cluster_sleep_0: cluster-sleep-0 {
115 arm,psci-suspend-param = <0x41000053>;
125 cpu_sleep_0: cpu-sleep-0 {
[all …]
/freebsd/sys/dev/qcom_gcc/
H A Dqcom_gcc_ipq4018_clock.c71 .clkdef.parent_cnt = 0, \
82 .clkdef.parent_cnt = 0, \
207 F_FEPLL(GCC_FEPLL_VCO, "gcc_fepll_vco", "xo", 0x2f020, 16, 8, 24, 5),
208 F_FEPLL(GCC_APSS_DDRPLL_VCO, "gcc_apps_ddrpll_vco", "xo", 0x2e020,
219 { 384000000, "gcc_apps_ddrpll_vco", 0xd, 0, 0 },
220 { 413000000, "gcc_apps_ddrpll_vco", 0xc, 0, 0 },
221 { 448000000, "gcc_apps_ddrpll_vco", 0xb, 0, 0 },
222 { 488000000, "gcc_apps_ddrpll_vco", 0xa, 0, 0 },
223 { 512000000, "gcc_apps_ddrpll_vco", 0x9, 0, 0 },
224 { 537000000, "gcc_apps_ddrpll_vco", 0x8, 0, 0 },
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/amlogic/
H A Dmeson-axg.dtsi24 tdmif_a: audio-controller-0 {
26 #sound-dai-cells = <0>;
37 #sound-dai-cells = <0>;
48 #sound-dai-cells = <0>;
67 #address-cells = <0x2>;
68 #size-cells = <0x0>;
70 cpu0: cpu@0 {
73 reg = <0x0 0x0>;
76 clocks = <&scpi_dvfs 0>;
84 reg = <0x0 0x1>;
[all …]
H A Dmeson-g12-common.dtsi107 reg = <0x0 0x05000000 0x0 0x300000>;
113 reg = <0x0 0x05300000 0x0 0x2000000>;
120 size = <0x0 0x10000000>;
121 alignment = <0x0 0x400000>;
138 reg = <0x0 0xfc000000 0x0 0x400000>,
139 <0x0 0xff648000 0x0 0x2000>,
140 <0x0 0xfc400000 0x0 0x200000>;
144 interrupt-map-mask = <0 0 0 0>;
145 interrupt-map = <0 0 0 0 &gic GIC_SPI 223 IRQ_TYPE_LEVEL_HIGH>;
146 bus-range = <0x0 0xff>;
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Support/
H A DUnicode.cpp3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
28 // https://unicode.org/Public/15.1.0/ucdxml/ in isPrintable()
30 {0x0020, 0x007E}, {0x00A0, 0x00AC}, {0x00AE, 0x0377}, in isPrintable()
31 {0x037A, 0x037 in isPrintable()
[all...]
/freebsd/usr.sbin/cxgbetool/
H A Dreg_defs_t7.c3 /* Directory name: t7_sw_reg.txt, Changeset: 5946:0b60ff298e7d */
6 { "SGE_PF_KDOORBELL", 0x1e000, 0 },
10 { "PIDX", 0, 13 },
11 { "SGE_PF_GTS", 0x1e004, 0 },
15 { "CIDXInc", 0, 12 },
16 { "SGE_PF_KTIMESTAMP_LO", 0x1e008, 0 },
17 { "SGE_PF_KTIMESTAMP_HI", 0x1e00c, 0 },
18 { "SGE_PF_KDOORBELL", 0x1e400, 0 },
22 { "PIDX", 0, 13 },
23 { "SGE_PF_GTS", 0x1e404, 0 },
[all …]

12