Home
last modified time | relevance | path

Searched +full:0 +full:x17c00000 (Results 1 – 5 of 5) sorted by relevance

/linux/Documentation/devicetree/bindings/mtd/
H A Dintel,lgm-ebunand.yaml48 minimum: 0
70 reg = <0xe0f00000 0x100>,
71 <0xe1000000 0x300>,
72 <0xe1400000 0x8000>,
73 <0xe1c00000 0x1000>,
74 <0x17400000 0x4>,
75 <0x17c00000 0x4>;
82 #size-cells = <0>;
84 nand@0 {
85 reg = <0>;
/linux/Documentation/devicetree/bindings/clock/
H A Dsamsung,exynosautov9-clock.yaml269 reg = <0x17c00000 0x8000>;
/linux/arch/hexagon/kernel/
H A Dvm_init_segtable.S16 * Start with mapping PA=0 to both VA=0x0 and VA=0xc000000 as 16MB large pages.
46 /* VA 0x00000000 */
59 /* VA 0x40000000 */
68 /* VA 0x80000000 */
74 /*0xa8*/.word X,X,X,X
77 /*0xa9*/.word BKPG_IO(0xa9000000),BKPG_IO(0xa9000000),BKPG_IO(0xa9000000),BKPG_IO(0xa9000000)
79 /*0xa9*/.word X,X,X,X
81 /*0xaa*/.word X,X,X,X
82 /*0xab*/.word X,X,X,X
83 /*0xac*/.word X,X,X,X
[all …]
/linux/drivers/clk/samsung/
H A Dclk-exynosautov9.c33 /* Register Offset definitions for CMU_TOP (0x1b240000) */
34 #define PLL_LOCKTIME_PLL_SHARED0 0x0000
35 #define PLL_LOCKTIME_PLL_SHARED1 0x0004
36 #define PLL_LOCKTIME_PLL_SHARED2 0x0008
37 #define PLL_LOCKTIME_PLL_SHARED3 0x000c
38 #define PLL_LOCKTIME_PLL_SHARED4 0x0010
39 #define PLL_CON0_PLL_SHARED0 0x0100
40 #define PLL_CON3_PLL_SHARED0 0x010c
41 #define PLL_CON0_PLL_SHARED1 0x0140
42 #define PLL_CON3_PLL_SHARED1 0x014c
[all …]
/linux/arch/arm64/boot/dts/exynos/
H A Dexynosautov9.dtsi47 #size-cells = <0>;
81 cpu0: cpu@0 {
84 reg = <0x0>;
91 reg = <0x100>;
98 reg = <0x200>;
105 reg = <0x300>;
112 reg = <0x10000>;
119 reg = <0x10100>;
126 reg = <0x10200>;
133 reg = <0x10300>;
[all …]